ANNEXE

Jeu d'instructions du microprocesseur 68000 Motorola

INSTRUCTION SET DETAILS

This appendix contains detailed information about each instruction in the M68000 instruction set. Instruction descriptions are arranged in alphabetical order with the mnemonic heading set in large bold type for easy reference.

B.1 ADDRESSING CATEGORIES

Effective address modes can be categorized by the ways in which they are used. The following classifications are used in the instruction definitions

If an effective address mode is used to refer to data operands, it is considered a data addressing effective address mode.

Memory If an effective address mode is used to refer to memory operands, it is considered a memory addressing effective address mode.

Alterable If an effective address mode is used to refer to alterable (writeable) operands, it is considered an alterable addressing effective address mode

If an effective address mode is used to refer to memory operands without associated sizes, it is considered a control addressing effective address Control

Table B-1 shows the categories of each of the effective address modes.

Table B-1. Effective Address Mode Categories

| Address Modes | Mode | Register | Data | Memory | Control | Alterable | Assembler Syntax |
|--|------|----------|------|--------|---------|-----------|--|
| Data Register Direct | 000 | reg. no. | х | - | - | х | Dn |
| Address Register Direct | 001 | reg. no. | - | - | - | х | An |
| Address Register Indirect Address Register Indirect | 010 | reg. no. | × | х | × | x | (An) |
| with Postincrement Address Register Indirect | 011 | reg. no. | × | × | 1- | × | (An) + |
| with Predecrement | 100 | reg. no. | X | X | - | × | - (An) |
| Address Register Indirect with Displacement | 101 | reg. no. | х | × | X | × | (d ₁₆ ,An) or d ₁₆ (An) |
| Address Register Indirect with Index | 110 | reg. no. | × | × | × | × | (dg,An,Xn) or dg(An,Xn) |
| Absolute Short | 111 | 000 | X | x | х | Х | (xxx).W |
| Absolute Long | 111 | 001 | × | × | x | x | (xxx).L |
| Program Counter Indirect with Displacement | 111 | 101 | × | × | × | - | (d ₁₆ .PC) or d ₁₆ (PC) |
| Program Counter Indirect with Index | 111 | 011 | х | х | х | | (dg,PC,Xn) or dg(PC,Xn) |
| Immediate | 111 | 100 | X | x | _ | | #(data) |

These categories can be combined to define additional, more restrictive classifications. For example, the instruction descriptions use such classifications as memory alterable and data alterable. Memory alterable memory refers to addressing modes that are both alterable and memory addresses. Data alterable refers to addressing modes that are both data and alterable refers to addressing modes that are both data and

B.2 INSTRUCTION DESCRIPTION

The instruction descriptions in this section contain detailed information about the instructions. The format of these descriptions is shown in Figure B-1.

B.3 OPERATION DESCRIPTION DEFINITIONS

The following notation is used in the instruction descriptions.

OPERANDS Address register An Dn -Data register Rn PC SR CCR SSP USP -Any data or address register

—Program counter
 —Status register
 —Condition codes (low-order byte of status)
 —Supervisor stack pointer

User stack pointer Active stack pointer (equivalent to A7)
 Extend operand condition code
 Negative condition code
 Zero condition code SP

Overflow condition code -Carry condition code -Immediate data from the instruction Immediate data

 Address displacements
 Source contents
 Destination contents Source Vector Location of exception vector
 Any valid effective address

SUBFIELDS AND QUALIFIERS

(bit) of (operand) Selects a single bit of the operand ((operand)) The contents of the referenced location

The operand is binary coded decimal; operations are to be performed in decimal (operand)10

The register indirect operator, which indicates that the operand register points to the memory location of the instruction operand ((address register)) - ((address register)) +

Immediate data operand from the instruction




FIGURE B.1 Instruction Description Format

BINARY OPERATIONS

These operations are written (operand) $\langle op \rangle \langle operand \rangle$, where $\langle op \rangle$ is one of the following:

The left operand is moved to the right operand The two operands are exchanged The operands are added The right operand is subtracted from the left operand The operands are multiplied
The first operand is divided by the second operand The operands are logically ANDed
The operands are logically ORed

Relational test, true if the left operand is less than the right operand Relational test, true if the left operand is greater than the right operand The left operand is shifted or rotated by the number of positions spec shifted by rotated by by the right operand

UNARY OPERATIONS

The operand is logically complemented The operand is sign extended; bits equal to the high-order bit (operand)sign extended

of the operand are inserted to extend the operand to the left.

The operand is compared to zero; the condition codes are set to the result. (operand)tested

OTHER OPERATIONS

TRAP

Equivalent to: SSP - 2 \ SSP; format/offset word \ (SSP); SSP - 4 \ SSP; PC \ (SSP); SSP - 2 \ ; SR \ (SSP); (vector) \ PC

STOP Enter the stopped state, waiting for interrupts

if (condition) then (operations) else (operations);

The condition is tested. If true, the operations after "then" are performed. If the condition is false and the optional "else" clause is present, the "else" clause operations are performed. If the condition is false and the "else" clause is omitted, the instruction of the condition is false and the "else" clause is omitted, the instruction performs no operation.

The semicolon is used to separate operations and terminate the if/then/else operation

Operation: Source₁₀ + Destination₁₀ + X ♦ Destination


ABCD Dy,Dx ABCD - (Ay), - (Ax) Assembler Syntax: Attributes: Size = (Byte)

Adds the source operand to the destination operand along with the extend Description: bit, and stores the result in the destination location. The addition is performed using binary coded decimal arithmetic. The operands, which are packed BCD numbers, can be addressed in two different ways:

- 1. Data register to data register: The operands are contained in the data registers specified in the instruction.
- Memory to memory: The operands are addressed with the predecrement addressing mode using the address registers specified in the instruction.

This operation is a byte operation only.

Condition Codes:



- Set the same as the carry bit Undefined
- Cleared if the result is non-zero. Unchanged otherwise. Undefined
- Undefined
 Set if a decimal carry was generated. Cleared otherwise.

NOTE

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | | 9 | | | | | | | 2 | 1 | 0 |
|----|----|----|----|----|--------|----|---|---|---|---|---|-----|----|--------|----|
| 1 | 1 | 0 | 0 | RE | GISTER | Rx | 1 | 0 | 0 | 0 | 0 | R/M | RE | GISTER | Ry |

Instruction Fields:
Register Rx field — Specifies the destination register:

If R/M = 0, specifies a data register
If R/M = 1, specifies an address register for the predecrement addressing mode
R/M field — Specifies the operand addressing mode:

0 — the operation is data register to data register
1 — the operation is memory to memory
Register Ry field — Specifies the source register:
If R/M = 0, specifies a data register
If R/M = 1, specifies an address register for the predecrement addressing mode


Source + Destination ▶ Destination

ADD (ea),Dn ADD Dn,(ea) Syntax:

Size = (Byte, Word, Long) Attributes:

cription: Adds the source operand to the destination operand using binary addition, and stores the result in the destination location. The size of the operation may be Description: specified as byte, word, or long. The mode of the instruction indicates which operand is the source and which is the destination as well as the operand size.

Condition Codes:



- Set the same as the carry bit.

- Set if the result is negative. Cleared otherwise.
 Set if the result is zero. Cleared otherwise.
 Set if an overflow is generated. Cleared otherwise.
- Set if a carry is generated. Cleared otherwise

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|----|----|------|----|-----------|---|-----|------------------------|---|---|------|---|-------|--------|---|
| , T | , | | | | REGISTER | | | OP-MODE EFFECTIVE ADDR | | | | | ADDRE | ss | |
| - 1 | ١, | | - 4: | | 151013151 | , | l ' | UF-MUU | | | MODE | | B | FGISTE | R |

Instruction Fields:

Register field Specifies any of the eight data registers.

Op-Mode field -

| Byte | Word | Long | Operation |
|------|------|------|-------------------|
| 000 | 001 | 010 | (ea) + (Dn) ♦ (n) |
| 100 | 101 | 110 | (Dn) + (ea) • (ea |

ADD ADD **ADDA ADDA** Add Add Address

Register

Effective Address Field — Determines addressing mode:

a. If the location specified is a source operand, all addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An* | 001 | reg_number:An |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| (xxx).W | 111 | 000 |
|-----------------------|-----|-----|
| (xxx).L | 111 | 001 |
| #(data) | 111 | 100 |
| | - | |
| (d ₁₆ .PC) | 111 | 010 |
| (dg.PC.Xn) | 111 | 011 |

Addressing Mode Mode

*Word and Long only

b. If the location specified is a destination operand, only memory alterable addressing modes are allowed as shown

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | _ | - |
| An | _ | |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number An |
| - (An) | 100 | reg_number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg.An,Xn) | 110 | reg. number An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | _ |
| | | |
| (d ₁₆ ,PC) | - | |
| (dg,PC,Xn) | - | - |

- 1. The Dn mode is used when the destination is a data register; the destination (ea)
- mode is invalid for a data register.

 2. ADDA is used when the destination is an address register. ADDI and ADDQ are used when the source is immediate data. Most assemblers automatically make this distinction

Operation: Source + Destination • Destination

Assembler

Syntax: ADDA (ea), An

Attributes: Size = (Word, Long)

Adds the source operand to the destination address register, and stores the result in the address register. The size of the operation may be specified as word or long. The entire destination address register is used regardless of the operation

Condition Codes

Instruction Format:

| | | | REGISTER | | OP-MODE | | | EFFECTIVE ADDRESS | | | | | | |
|------|---|--|----------|--|-------------|--|--|-------------------|--|---|---------|---|--|--|
| | U | | REGISTER | | JP-MUUI | | | MODE | | H | EGISTER | A | | |

111 ((ea)) + ((An)) • (An) 011

Instruction Fields

Register field — Specifies any of the eight address registers. This is always the destination.

Op-Mode field — Specifies the size of the operation:

011 — Word operation. The source operand is sign-extended to a long operand and the operation is performed on the address register using all 32 bits.

111 — Long operation.

Effective Address field — Specifies the source operand. All addressing modes are allowed as shown

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An | 001 | reg. number:An |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | 111 | 100 |
| (d ₁₆ ,PC) | 111 | 010 |
| (dg.PC,Xn) | 111 | 011 |

ADDI ADDI

Add Immediate

ADDI

Operation:

Immediate Data + Destination Destination

Syntax:


ADDI #(data),(ea)

Attributes:

Size = (Byte, Word, Long)

cription: Adds the immediate data to the destination operand, and stores the result in the destination location. The size of the operation may be specified as byte, word, or long. The size of the immediate data matches the operation size. Description:

Condition Codes



- Set the same as the carry bit.

- Set if the result is negative. Cleared otherwise.
 Set if the result is zero. Cleared otherwise.
 Set if an overflow is generated. Cleared otherwise.
- Set if a carry is generated. Cleared otherwise.

Instruction Format

| 0 0 0 0 1 1 0 SIZE EFFECTIVE ADDRESS MODE REGISTER | _ | - | WC | RD DAT | A (16 B) | TS) | | NG DATA | | | BY | TE DAT | A (B BIT | SI | | |
|--|----|----|----|--------|----------|-----|---|---------|----|----|----|--------|----------|----|---|---|
| 5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 | 0 | 0 | 0 | 0 | 0 | 3 | 1 | 0 | SI | ZE | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 1 |

Instruction Fields:

Size field — Specifies the size of the operation:

00 — Byte operation

01 — Word operation

10 — Long operation

Effective Address field - Specifies the destination operand Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An | - | - |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | |
| (d ₁₆ .PC) | | |
| (dg,PC,Xn) | - | _ |

Immediate field — (Data immediately following the instruction):

If size = 00, the data is the low order byte of the immediate word

If size = 01, the data is the entire immediate word If size = 10, the data is the next two immediate words

ADDQ

Add Quick

ADDQ ADDQ

Add Quick

ADDO

Operation:

Immediate Data + Destination ♦ Destination

Assembler

Syntax:

ADDQ #(data),(ea)

Attributes:

Size = (Byte, Word, Long)
Adds an immediate value of 1 to 8 to the operand at the destination lo-Description: cation. The size of the operation may be specified as byte, word, or long. Word and long operations are also allowed on the address registers. When adding to address registers, the condition codes are not altered, and the entire destination address register is used regardless of the operation size.

Condition Codes:

| X | N | Z | ٧ | C |
|---|---|---|---|---|
| | | | | |

- Set the same as the carry bit.
- Set if the result is negative. Cleared otherwise.
- Set if the result is zero. Cleared otherwise
- Set if an overflow occurs. Cleared otherwise.
- Set if a carry occurs. Cleared otherwise.

The condition codes are not affected when the destination is an address register.

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 111 | 0 |
|-----|----|------|----|----|------|---|---|---|----|---|------|---------|--------|--------|---|
| 22. | | 1 55 | | | | | | | ZE | | EF | FECTIVE | ADDRES | SS | |
| 0 | 1 | 0 | 1 | | DATA | | 0 | S | ZE | | MODE | | F | EGISTE | R |

Instruction Fields:

Data field — Three bits of immediate data, 0-7 (with the immediate value 0 representing a value of 8).

Size field — Specifies the size of the operation:
00 — Byte operation
01 — Word operation

10 — Long operation

Effective Address field — Specifies the destination location Only alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An* | 001 | reg. number:An |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | | |
| (d ₁₆ ,PC) | | |
| (dg,PC,Xn) | - | - |

^{*}Word and Long only.

Operation: Source + Destination + X ♦ Destination

ADDX Dy,Dx ADDX - (Ay), - (Ax) Assembler Syntax:

Attributes: Size = (Byte, Word, Long)

Description: cription: Adds the source operand to the destination operand along with the extend bit and stores the result in the destination location. The operands can be addressed in two different ways:

- 1. Data register to data register: The data registers specified in the instruction contain the operands.
- 2. Memory to memory: The address registers specified in the instruction address the operands using the predecrement addressing mode.

 The size of the operation can be specified as byte, word, or long.

Condition Codes:




- X Set the same as the carry bit.
- Set if the result is negative. Cleared otherwise.
 Cleared if the result is non-zero. Unchanged otherwise.
 Set if an overflow occurs. Cleared otherwise.
- Set if a carry is generated. Cleared otherwise.

NOTE

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

Instruction Format:



Instruction Fields:

Register Rx field — Specifies the destination register:
If R/M = 0, specifies a data register

If R/M=1, specifies an address register for the predecrement addressing mode Size field — Specifies the size of the operation:

00 — Byte operation 01 — Word operation 10 — Long operation

R/M field - Specifies the operand address mode:

0 — The operation is data register to data register
1 — The operation is memory to memory

Register Ry field — Specifies the source register: If R/M=0, specifies a data register If R/M=1, specifies an address register for the predecrement addressing mode

AND AND AND AND And Logical And Logical

Source∆Destination


◆ Destination Operation:

AND (ea).Dn Assemble AND Dn,(ea)

Attributes: Size = (Byte, Word, Long)

Performs an AND operation of the source operand with the destination Description: operand and stores the result in the destination location. The size of the operation can be specified as byte, word, or long. The contents of an address register may not be used as an operand.

Condition Codes:



- Not affected
- Set if the most-significant bit of the result is set. Cleared otherwise.
- Set if the result is zero. Cleared otherwise
- Always cleared
- C Always cleared

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----------|---|---|--------|---|---|------|---------|-------|---------------|---|
| 1 | 1 | 0 | 0 | - | REGISTER | R | | DP-MOD | E | | MODE | FECTIVE | ADDRE | SS REGISTE | R |

Instruction Fields:

Register field - Specifies any of the eight data registers

| o-Mode | field — | | |
|--------|---------|------|--------------------|
| Byte | Word | Long | Operation |
| 000 | 001 | 010 | ((ea))Λ((Dn)) • Dn |
| 100 | 101 | 110 | ((Dn))Λ((ea)) • ea |
| | | | |

Effective Address field — Determines addressing mode:

If the location specified is a source operand only data addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An | _ | _ |
| (An) | 010 | reg. number:An |
| (An)+ | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | 111 | 100 |
| | | |
| (d ₁₆ ,PC) | 111 | 010 |
| (dg,PC,Xn) | 111 | 011 |

If the location specified is a destination operand only memory alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|--------|----------------|
| Dn | (mark) | _ |
| An | -, | _ |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (×××).L | 111 | 001 |
| #(data) | - | |
| (d ₁₆ ,PC) | | |
| (dg,PC,Xn) | _ | |

- 1. The Dn mode is used when the destination is a data register; the destination (ea) mode is invalid for a data register.
- 2. Most assemblers use ANDI when the source is immediate data.

Operation:


Immediate Data∆Destination ♦ Destination

Syntax: ANDI #(data).(ea)

Attributes: Size = (Byte, Word, Long)

cription: Performs an AND operation of the immediate data with the destination operand and stores the result in the destination location. The size of the operation can Description: be specified as byte, word, or long. The size of the immediate data matches the operation size.

Condition Codes:



- Set if the most-significant bit of the result is set. Cleared otherwise.
- Set if the result is zero. Cleared otherwise.
- Always cleared
- Always cleared

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|---------|----------|-----|----|---------|-----------|---------|---|--------|----------|----|---------------|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | SI | ZE | | MODE | FECTIVE | | SS REGISTE | R |
| | | W | ORD DAT | A (16 B) | TS) | | | | Minute. | B | TE DAT | A (8 BIT | SI | | |
| | | | | | | LO | NG DATA | 4 (32 BIT | rs) | | | | | | |

Instruction Fields:

Size field — Specifies the size of the operation:

00 — Byte operation

01 — Word operation

- 10 Long operation

Effective Address field — Specifies the destination operand Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dr |
| An | - | - |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register | | |
|-----------------------|------|----------|--|--|
| (xxx).W | 111 | 000 | | |
| (xxx).L | 111 | 001 | | |
| #(data) | - | | | |
| | | 2000 | | |
| (d ₁₆ ,PC) | - | | | |
| (dg,PC,Xn) | - | - | | |

Immediate field — (Data immediately following the instruction):

- If size = 00, the data is the low order byte of the immediate word

 If size = 01, the data is the entire immediate word
- If size = 10, the data is the next two immediate words

ANDI to CCR

AND Immediate to Condition Codes

ANDI ANDI to CCR to SR

AND Immediate to the Status Register

ANDI to SR

Operation:

SourceACCR ♦ CCR

Syntax: ANDI #(data).CCR

Attributes: Size = (Byte)

cription: Performs an AND operation of the immediate operand with the condition codes and stores the result in the low-order byte of the status register. Description:

Condition Codes:

| X | N | Z | V | C |
|---|---|---|---|---|
| | | | | |

- Cleared if bit 4 of immediate operand is zero. Unchanged otherwise. Cleared if bit 3 of immediate operand is zero. Unchanged otherwise.
- Cleared if bit 2 of immediate operand is zero. Unchanged otherwise. Cleared if bit 1 of immediate operand is zero. Unchanged otherwise.
- Cleared if bit 0 of immediate operand is zero. Unchanged otherwise.

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|---|----|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| | - | - | | - | - | | | | _ | - | | | ** | _ | |

(Privileged Instruction)

If supervisor state then Source∧SR ♦ SR else TRAP

Assembler

Operation:

ANDI #(data),SR Syntax:

Attributes: Size = (Word)

Description: Performs an AND operation of the immediate operand with the contents of the status register and stores the result in the status register. All implemented bits of the status register are affected.

Condition Codes:

| X N | N Z V | C |
|-----|-------|-----|
| | | T . |

- Cleared if bit 4 of immediate operand is zero. Unchanged otherwise. Cleared if bit 3 of immediate operand is zero. Unchanged otherwise.
- Cleared if bit 2 of immediate operand is zero. Unchanged otherwise. Cleared if bit 1 of immediate operand is zero. Unchanged otherwise.
- C Cleared if bit 0 of immediate operand is zero. Unchanged otherwise.

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 10 |

Operation:

Destination Shifted by ⟨count⟩ ♦ Destination

Assembler Syntax:

ASd Dx.Dv ASd #(data),Dy

ASd (ea)

where d is direction, L or R


Attributes: Size = (Byte, Word, Long)

Description: Arithmetically shifts the bits of the operand in the direction (L or R) specified. The carry bit receives the last bit shifted out of the operand. The shift count for the shifting of a register may be specified in two different ways:


- Immediate The shift count is specified in the instruction (shift range, 1-8).
 Register The shift count is the value in the data register specified in instruction modulo 64.

The size of the operation can be specified as byte, word, or long. An operand in memory can be shifted one bit only, and the operand size is restricted to a word.

For ASL, the operand is shifted left; the number of positions shifted is the shift count. Bits shifted out of the high-order bit go to both the carry and the extend bits; zeros are shifted into the low-order bit. The overflow bit indicates if any sign changes occur during the shift.



For ASR, the operand is shifted right; the number of positions shifted is the shift count. Bits shifted out of the low-order bit go to both the carry and the extend bits; the signbit (MSB) is shifted into the high-order bit.



Condition Codes:

| X | N | Z | ٧ | C |
|---|---|---|---|---|
| | | | | |

- X Set according to the last bit shifted out of the operand. Unaffected for a shift count
- Set if the most-significant bit of the result is set. Cleared otherwise
- NZV Set if the result is zero. Cleared otherwise
- Set if the most significant bit is changed at any time during the shift operation. Cleared otherwise
- Set according to the last bit shifted out of the operand. Cleared for a shift count of zero

Instruction Format (Register Shifts):

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 5 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|-----|----|----|-----|----------|------|----|---|-----|-----|---|---|---|---------|---|
| 1 | - 1 | 1 | 0 | cou | NT/REGI: | STER | dr | S | IZE | i/r | 0 | 0 | 1 | REGISTE | R |

Instruction Fields (Register Shifts):

Count/Register field — Specifies shift count or register that contains the shift count: If i/r = 0, this field contains the shift count. The values 1-7 represent counts of 1-7;

value of zero represents a count of 8. If i/r=1, this field specifies the data register that contains the shift count (modulo 64).

dr field - Specifies the direction of the shift:

0 - Shift right

1 — Shift left

Size field — Specifies the size of the operation:

00 — Byte operation 01 — Word operation

Long operation

i/r field:

If i/r = 0, specifies immediate shift count

If i/r = 1, specifies register shift count
Register field — Specifies a data register to be shifted

Instruction Format (Memory Shifts):

| 15 | 14 | 13 | 12 | -11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|-----|-----|----|---|----|---|---|-----------------|------|---------|--------|--------|---|
| 1 | , | , | | 0 | 0 | 0 | dr | | | | EF | FECTIVE | ADDRES | SS | |
| 10 | | | · * | | | , | | | | a communication | MODE | | F | EGISTE | R |

ASL, ASR

Arithmetic Shift

ASL,ASR

Bcc

Branch Conditionally

Bcc

Instruction Fields (Memory Shifts): dr field — Specifies the direction of the shift:

0 — Shift right 1 — Shift left

Effective Address field - Specifies the operand to be shifted Only memory alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | | - |
| An | _ | - |
| (An) | 010 | reg. number:An |
| (An)+ | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register | |
|-----------------------|------|----------|--|
| (xxx).W | 111 | 000 | |
| (xxx).L | 111 | 001 | |
| #(data) | - | | |
| (d ₁₆ .PC) | - | | |
| (dg,PC,Xn) | - 1 | _ | |

If (condition true) then PC+d ▶ PC Operation:

Assemble

Syntax: Bcc (label)

Attributes: Size = (Byte, Word)

If the specified condition is true, program execution continues at location (PC) + displacement. The PC contains the address of the instruction word of the Bcc instruction plus two. The displacement is a twos complement integer that represents the relative distance in bytes from the current PC to the destination PC. If the 8-bit displacement field in the instruction word is zero, a 16-bit displacement (the word immediately following the instruction) is used. Condition code cc specifies one of the following conditions:

| CC | carry clear | 0100 | C | LS | low or same | 0011 | C+Z |
|----|------------------|------|---|----|----------------|------|-----------|
| CS | carry set | 0101 | C | LT | less than | 1101 | N•V + N•V |
| EQ | equal | 0111 | | MI | minus | 1011 | N |
| GE | greater or equal | 1100 | N•V + N•V | NE | not equal | 0110 | Ž |
| GT | greater than | 1110 | N-V-Z + N-V-Z | PL | plus | 1010 | N |
| HI | high | 0010 | | VC | overflow clear | 1000 | v |
| LE | less or equal | 1111 | $Z + N \cdot \overline{V} + \overline{N} \cdot V$ | VS | overflow set | 1001 | V |

Condition Codes:

Not affected

Instruction Format:

| | | • | 3 | 2 | | |
|--|-----|----------|---------------------------|----|--------------------|--|
| | 8-1 | BIT DISP | LACEM | NT | | |
| | | | 8-BIT DISPLACEMENT = \$00 | | 8-BIT DISPLACEMENT | |

Instruction Fields

Condition field — The binary code for one of the conditions listed in the table. 8-Bit Displacement field — Twos complement integer specifying the number of bytes

between the branch instruction and the next instruction to be executed if the condition is met.

16-Bit Displacement field — Used for the displacement when the 8-bit displacement field contains \$00.

A branch to the immediately following instruction automatically uses the 16bit displacement format because the 8-bit displacement field contains \$00 (zero offset).

BCHG

Operation:

-{(number) of Destination) • Z;

~((number) of Destination) • (bit number) of Destination


BCHG Dn.(ea) Assembler BCHG #(data),(ea) Syntax: Attributes: Size = (Byte, Long)

Tests a bit in the destination operand and sets the Z condition code ap-Description: propriately, then inverts the specified bit in the destination. When the destination is a data register, any of the 32 bits can be specified by the modulo 32-bit number. When the destination is a memory location, the operation is a byte operation, and the bit number is modulo 8. In all cases, bit zero refers to the least-significant bit. The bit number for this operation may be specified in either of two ways:

1. Immediate — The bit number is specified in a second word of the instruction.

2. Register — The specified data register contains the bit number

Condition Codes:



- Not affected
- Not affected Set if the bit tested is zero. Cleared otherwise.
- Not affected
- Not affected

Instruction Format (Bit Number Dynamic, specified in a register):

| 15 | 5 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|---|----|----|----|----|----------|---|---|---|---|---|-------------------|---|---|---------|---|
| | | | | | | REGISTER | | | | | | EFFECTIVE ADDRESS | | | | |
| 1 " | | U | U | ۰ | | MEGISTER | • | 1 | 0 | | | MODE | | | REGISTE | R |

Instruction Fields (Bit Number Dynamic):

Register field — Specifies the data register that contains the bit number Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn* | 000 | reg. number:Dn |
| An | _ | _ |
| (An) | 010 | reg. number:An |
| (An)+ | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| ddressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | | |
| (d ₁₆ ,PC) | - | |
| (dg,PC,Xn) | | - |

BCLR

Test a Bit and Clear

BCLR BCLR

Test a Bit and Clear

BCLR

Operation:

~((bit number) of Destination) • Z; 0 (bit number) of Destination

BCLR Dn,(ea) Assembler BCLR #(data),(ea) Attributes: Size = (Byte, Long)

cription: Tests a bit in the destination operand and sets the Z condition code appropriately, then clears the specified bit in the destination. When a data register is the destination, any of the 32 bits can be specified by a modulo 32-bit number. When a memory location is the destination, the operation is a byte operation, and the bit number is modulo 8. In all cases, bit zero refers to the least-significant bit. The bit number for this operation can be specified in either of two ways:

1. Immediate — The bit number is specified in a second word of the instruction.

- 2. Register The specified data register contains the bit number.

Condition Codes:

| X | N | 2 | v | C |
|---|---|---|---|---|
| _ | _ | | - | _ |

- Not affected
- Not affected
- Set if the bit tested is zero. Cleared otherwise.
- Not affected

Instruction Format (Bit Number Dynamic, specified in a register):

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----------|---|---|---|---|-------------------|------|---|---|---------|---|
| | | | | | | | | | | EFFECTIVE ADDRESS | | | | | |
| 0 | 0 | 0 | 0 | 1 | REGISTER | R | 1 | 1 | 0 | | MODE | | 1 | REGISTE | R |

Instruction Fields (Bit Number Dynamic):

Register field — Specifies the data register that contains the bit number

Instruction Format (Bit Number Static, specified as immediate data):

| 15 | 14 | 13 | 12 | - 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|------|----|---|---|---|---|---|--------|--------------|-------|---------|---|
| | _ | | • | Π, | | | , | n | , | | EF | FECTIVE | ADDRE | SS | |
| " | u | | | | ٠. | | | | | | MODE | | 1 | REGISTE | R |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | BIT NI | JMBER | | | |

Instruction Fields (Bit Number Static):

Effective Address field — Specifies the destination location Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn* | 000 | reg. number:Dn |
| An | - | - |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register | |
|-----------------------|------|----------|--|
| (xxx).W | 111 | 000 | |
| (xxx).L | 111 | 001 | |
| #(data) | - | | |
| (d ₁₆ .PC) | _ | | |
| (dg,PC,Xn) | - | - | |

^{*}Long only; all others are byte only.

Bit Number field - Specifies the bit number

Effective Address field — Specifies the destination location Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn* | 000 | reg. number:Dn |
| An | - | _ |
| (An) | 010 | reg. number:An |
| (An)+ | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg.An,Xn) | 110 | reg. number:An |

Long only; all others are byte only.

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | |
| (d ₁₆ .PC) | _ | |
| (dg,PC,Xn) | - | _ |

Instruction Format (Bit Number Static, specified as immediate data):

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|--------|---------|-------|----------|---|
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | , | | | EF | FECTIVE | ADDRE | SS | |
| ٠. | | | • | | | | | | | | MODE | | | REGISTER | 3 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | BIT NO | IMBER | - | | |

Instruction Fields (Bit Number Static):

Effective Address field — Specifies the destination location Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|---|------|----------------|
| Dn* | 000 | reg. number:Dn |
| An | _ | - |
| (An) | 010 | reg. number:An |
| 100000000000000000000000000000000000000 | | |

| Dn* | 000 | reg. number:Dn |
|-----------------------|-----|----------------|
| An | _ | _ |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | règ. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | _ |
| (d ₁₆ .PC) | - | - |
| (dg,PC,Xn) | | |

Bit Number field - Specifies the bit number

Operation:

Execute breakpoint acknowledge bus cycle:

Trap as illegal instruction

Assembler

Syntax:

BKPT #(data)

Attributes: Unsized

Description: This instruction is used to support the program breakpoint function for debug monitors and real-time hardware emulators, and the operation will be de pendent on the implementation. Execution of this instruction will cause the MC68010 to run a breakpoint acknowledge bus cycle (all function codes driven high) and zeros

Whether the breakpoint acknowledge bus cycle is terminated with DTACK, BERR, or VPA, the processor always takes an illegal instruction exception. During exception processing, a debug monitor can distinguish eight different software breakpoints by decoding the field in the BKPT instruction.

For the MC68000, MC68HC000, and MC68008, this instruction causes an illegal instruction exception but does not run the breakpoint acknowledge bus cycle.

Condition Codes

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|--------|---|
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | T | VECTOR | 7 |

Vector field - Contains the immediate data, a value in the range of 0-7. This is the breakpoint number.

Operation:

Assemble

BRA (label)

PC+d PC

Attributes: Size = (Byte, Word)

Description: Program execution continues at location (PC) + displacement. The PC contains the address of the instruction word of the BRA instruction plus two. The displacement is a two complement integer that represents the relative distance in bytes from the current PC to the destination PC. If the 8-bit displacement field in the instruction word is zero, a 16-bit displacement (the word immediately following the instruction) is used.

Condition Codes:

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 0 |
|----|----|----|----|----|---------|--------|---------|---------|--------|--------|----------|--------|-----------|------|
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | | | 8-8 | BIT DISP | LACEME | NT | |
| | | | | 16 | BIT DIS | PLACEN | MENT IF | 8-BIT D | SPLACE | MENT = | \$00 | | 1,111,222 | |

8-Bit Displacement field — Twos complement integer specifying the number of bytes between the branch instruction and the next instruction to be executed. 16-Bit Displacement field — Used for a larger displacement when the 8-bit displacement is equal to \$00.

NOTE

A branch to the immediately following instruction automatically uses the 16bit displacement format because the 8-bit displacement field contains \$00

BSET

Test a Bit and Set

BSET **BSET**

Test a Bit and Set

BSFT

Operation:

~((bit number) of Destination) • Z;

1 (bit number) of Destination

Assembler

BSET Dn,(ea)

Syntax: BSET #(data),(ea)

Size = (Byte, Long)

cription: Tests a bit in the destination operand and sets the Z condition code appropriately. Then sets the specified bit in the destination operand. When a data register is the destination, any of the 32 bits can be specified by a modulo 32-bit number. When a memory location is the destination, the operation is a byte operation, and the bit number is modulo 8. In all cases, bit zero refers to the least-significant bit. The bit number for this operation can be specified in either of two ways:

1. Immediate — The bit number is specified in the second word of the instruction.

- 2. Register The specified data register contains the bit number.

Condition Codes:

- Not affected
- Not affected
- Set if the bit tested is zero. Cleared otherwise.
- Not affected
- Not affected

Instruction Format (Bit Number Dynamic, specified in a register):

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----------|----|---|---|---|---|------|---------|-------|---------|---|
| | | | , | | REGISTER | | | | | | EF | FECTIVE | ADDRE | SS | |
| 0 | | U | | , | UE DISTE | 18 | | | | 1 | MODE | | | DECISTO | 0 |

Instruction Fields (Bit Number Dynamic):

Register field — Specifies the data register that contains the bit number Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|-----------------|
| Dn* | 000 | reg_number:Dr |
| An | - | _ |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number: An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | = | - |
| (d ₁₆ ,PC) | _ | _ |
| (dg,PC,Xn) | _ | - |

Instruction Format (Bit Number Static, specified as immediate data):

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|-----|---|---|---|--------|---------|-------|----------|---|
| 0 | 0 | n | 0 | | | 0 | 0 | | | | Ef | FECTIVE | ADDRE | ss | |
| | ٠ | | ٠ | | | 0 | 0 | | ' | | MODE | | | REGISTER | 3 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 100 | | | R | T NUMB | FR | | | |

Instruction Fields (Bit Number Static):

Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn* | 000 | reg. number:Dr |
| An | - | - |
| (An) | 010 | reg. number:Ar |
| (An) + | 011 | reg. number:Ar |
| - (An) | 100 | reg. number:Ar |
| (d ₁₆ .An) | 101 | reg. number:Ar |
| (dg,An,Xn) | 110 | reg. number:Ar |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | |
| | | |
| (d ₁₆ ,PC) | - | |
| (dg,PC,Xn) | - | - |

Bit Number field - Specifies the bit number

Operation: SP-4 + SP; PC + (SP); PC+d + PC

Assembler

Syntax: BSR (label)

Attributes: Size = (Byte, Word)

Description: Pushes the long word address of the instruction immediately following the BSR instruction onto the system stack. The PC contains the address of the instruction word plus two. Program execution then continues at location (PC) + displacement. The displacement is a twos complement integer that represents the relative distance in bytes from the current PC to the destination PC. If the 8-bit displacement field in the instruction word is zero, a 16-bit displacement (the word immediately following the instruction) is used.

Condition Codes:

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|---------|--------|---------|----------|--------|--------|----------|--------|----|---|---|
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | | | 8-8 | BIT DISP | LACEME | NT | | |
| | | | | 16 | BIT DIS | PLACEN | MENT IF | 8-BIT DI | SPLACE | MENT = | \$00 | | | | |

Instruction Fields:

8-Bit Displacement field — Twos complement integer specifying the number of bytes between the branch instruction and the next instruction to be executed 16-Bit Displacement field — Used for a larger displacement when the 8-bit displace ment is equal to \$00

NOTE

A branch to the immediately following instruction automatically uses the 16-bit displacement format because the 8-bit displacement field contains \$00 (zero offset).


Operation - (⟨bit number⟩ of Destination) ♦ Z;

Assemble BTST Dn,(ea) Syntax: BTST #(data),(ea) Attributes: Size = (Byte, Long)

Tests a bit in the destination operand and sets the Z condition code ap-Description: propriately. When a data register is the destination, any of the 32 bits can be specified by a modulo 32 bit number. When a memory location is the destination, the operation is a byte operation, and the bit number is modulo 8. In all cases, bit zero refers to the least significant bit. The bit number for this operation can be specified in either of two ways:

- Immediate The bit number is specified in a second word of the instruction.
 Register The specified data register contains the bit number.

Condition Codes:



- Not affected X
- Not affected
- Set if the bit tested is zero. Cleared otherwise.
- Not affected

Instruction Format (Bit Number Dynamic, specified in a register):

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----------------|----|-----|---------------|---|---|---|---|---|------|---------|--------|---------|---|
| | | O O D REGISTER | 0 | , | | | | | | | E | FECTIVE | ADDRE: | SS | |
| | | | J. | 100 | uE GI S I E I | 1 | 1 | | 0 | | MODE | | | REGISTE | R |

BTST

Test a Bit

BTST

Check Register Against Bounds

CHK

Instruction Fields (Bit Number Dynamic):

Register field — Specifies the data register that contains the bit number Effective Address field — Specifies the destination location. Only data addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn* | 000 | reg. number:Dn |
| An | - | |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

Instruction Format (Bit Number Static, specified as immediate data):

0 0 0 0

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | 111 | 100 |
| (d ₁₆ ,PC) | 111 | 010 |
| (dg.PC.Xn) | 111 | 011 |

3 EFFECTIVE ADDRESS

REGISTER

MODE

BIT NUMBER

*Long only; all others are byte only

Operation: If Dn < 0 or Dn > Source then TRAP

Assemble

CHK

Syntax: CHK (ea), Dn

Size = (Word) Attributes:

Description: Compares the value in the data register specified in the instruction to zero and to the upper bound (effective address operand). The upper bound is a twos complement integer. If the register value is less than zero or greater than the upper bound, a CHK instruction exception, vector number 6, occurs.

Condition Codes:

| | | 1 | | |
|---|---|---|------|------|
| X | N | Z | V | C |
| _ | | U | - 11 | - 11 |

- Not affected Set if ${\sf Dn} < {\sf 0}$; cleared if ${\sf Dn} >$ effective address operand. Undefined otherwise.
- Undefined
- Undefined

13 12 11 10 9

0 0 1 0 0 0 0 0

0 0

Instruction Fields (Bit Number Static):

Effective Address field — Specifies the destination location. Only data addressing modes are allowed as shown:

| Addressing Mode | Mode | Register | | | | |
|-----------------------|------|----------------|--|--|--|--|
| Dn | 000 | reg. number:Dr | | | | |
| An | - | | | | | |
| (An) | 010 | reg. number:An | | | | |
| (An) + | 011 | reg. number:An | | | | |
| - (An) | 100 | reg. number:An | | | | |
| (d ₁₆ .An) | 101 | reg. number:An | | | | |
| (dg,An,Xn) | 110 | reg. number:An | | | | |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| # (data) | - | |
| | | |
| (d ₁₆ ,PC) | 111 | 010 |
| (dg,PC,Xn) | 111 | 011 |

Bit Number field — Specifies the bit number

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----------|----|---|---|---|----|---------|-------|----|--------|---|
| 0 | , | n | 0 | | REGISTER | Ι, | | | | EF | FECTIVE | ADORE | ss | | |
| | | | - | | iculait. | | | | | | MODE | | F | EGISTE | R |

Instruction Fields:

Register field - Specifies the data register that contains the value to be checked

Effective Address field — Specifies the upper bound operand. Only data addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dr |
| An | _ | _ |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx) L | 111 | 001 |
| #(data) | 111 | 100 |
| (d ₁₆ .PC) | 111 | 010 |
| (dg,PC,Xn) | 111 | 011 |

CLR CMP

CMPA

Operation

0 Destination


Assembler

CLR (ea) Syntax:

Attributes: Size = (Byte, Word, Long)

Clears the destination operand to zero. The size of the operation may be Description: Clears the destination specified as byte, word, or long.

Condition Codes:



- Not affected
- Always cleared Always set
- Always cleared
- Always cleared

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|-----|----|----|---|---|-------|----|-------------------|------|----|---|---------|---|
| 0 | 1 | 0 | 0 | 0 | 0 | , | | SI SI | 75 | EFFECTIVE ADDRESS | | SS | | | |
| | | 1. | - 1 | | | | | 31 | | | MODE | | | REGISTE | R |

Instruction Fields:

Size field — Specifies the size of the operation 00 — Byte operation 01 — Word operation

10 — Long operation
Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dr |
| An | - | _ |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | |
| (d ₁₆ ,PC) | _ | |
| (dg,PC,Xn) | - | _ |

NOTE

In the MC68000, MC68HC000, and MC68008 a memory destination is read before it is cleared.

Operation: Destination - Source • cc

Assembler

CMP (ea), Dn Syntax:

Attributes: Size = (Byte, Word, Long)

Subtracts the source operand from the destination data register and sets Description: the condition codes according to the result; the data register is not changed. The size of the operation can be byte, word, or long.

Condition Codes:

| X | N | Z | V | C |
|---|---|---|---|---|
| X | N | 2 | V | |

- Not affected
- Set if the result is negative. Cleared otherwise.
- Set if the result is zero. Cleared otherwise.
- Set if an overflow occurs. Cleared otherwise
- Set if a borrow occurs. Cleared otherwise.

Instruction Format:

| 15 | 14 | 13 | 12 | - 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|------|----------|---|-----|--------|---|---|------|---------|-------|--------|---|
| | | T. | | | orosovre | | 1 1 | DP-MOD | | | EF | FECTIVE | ADDRE | SS | |
| 1 | U | 1 | 3 | , | REGISTER | 4 | . 8 | JP-MUU | | l | MODE | | | EGISTE | R |

Instruction Fields:

Register field - Specifies the destination data register

Op-Mode field -

Word Operation Long 000 001 010 ((Dn)) - ((ea))

CMP Effective Address field - Specifies the source operand. All addressing modes are

Compare

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An* | 001 | reg. number:An |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | 111 | 100 |
| (d ₁₆ .PC) | 111 | 010 |
| (dg,PC,Xn) | 111 | 011 |

'Word and Long only.

allowed as shown:

NOTE

CMPA is used when the destination is an address register. CMPI is used when the source is immediate data. CMPM is used for memory to memory compares. Most assemblers automatically make the distinction.

Operation: Destination - Source

Assemble

CMPA

CMP


Syntax: CMPA (ea), An

Attributes: Size = (Word, Long)

Description: Subtracts the source operand from the destination address register and sets the condition codes according to the result; the address register is not changed. The size of the operation can be specified as word or long. Word length source operands are sign extended to 32-bits for comparison.

Compare Address

Condition Codes:



- Not affected
- Set if the result is negative. Cleared otherwise.
- Set if the result is zero. Cleared otherwise.
 Set if an overflow is generated. Cleared otherwise.
- Set if a borrow is generated. Cleared otherwise.

Instruction Format:

| | | | | | | - 22.00 | | | | EF | FECTIVE | ADDRE | SS | |
|----|---|-----|---|---|----------|---------|--------|---|-----|------|---------|-------|---------|---|
| ٠. | U | - 1 | ' | ' | REGISTER | 1 | OP-MOD | E | l l | MODE | | | REGISTE | R |

Instruction Fields:

Register field — Specifies the destination address register

Op-Mode field — Specifies the size of the operation:

011 — Word operation. The source operand is sign-extended to a long operand and the operation is performed on the address register using all 32 bits.

111 - Long operation

Compare Address

CMPA

CMPI

CMPM

Effective Address field - Specifies the source operand. All addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dr |
| An | 001 | reg. number:An |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | 111 | 100 |
| (d ₁₆ .PC) | 111 | 010 |
| (dg,PC,Xn) | 111 | 011 |

Operation: Destination - Immediate Data


Assembler

Syntax: CMPI #(data),(ea)

Attributes: Size = (Byte, Word, Long)

Description: Subtracts the immediate data from the destination operand and sets the condition codes according to the result; the destination location is not changed. The size of the operation may be specified as byte, word, or long. The size of the immediate data matches the operation size.

Condition Codes:



- Not affected
- Set if the result is negative. Cleared otherwise.
- Set if the result is zero. Cleared otherwise.
- Set if an overflow occurs. Cleared otherwise.
- Set if a borrow occurs. Cleared otherwise.

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----|----|---------|---------|------|----|---------|---------|-----|---|---------|----------|-------|---------------|---|
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | SI | ZE | | MODE | FECTIVE | ADDRE | SS REGISTE | R |
| | | W | ORD DAT | A (16 B | ITS) | | | | | 8 | YTE DAT | A (8 BIT | S) | | |
| 00000 | | | 200 | | | LC | ING DAT | A (32 B | TS) | | | | | | |

Instruction Fields:

Size field — Specifies the size of the operation:

00 — Byte operation 01 — Word operation 10 — Long operation

CMPI CMPI CMPM Compare Immediate

Effective Address field — Specifies the destination operand. Only data addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An | - | |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | |
| | | |
| (d ₁₆ ,PC) | 111 | 010 |
| (dg,PC,Xn) | 111 | 011 |

Immediate field — (Data immediately following the instruction):

If size = 00, the data is the low order byte of the immediate word If size = 01, the data is the entire immediate word

If size = 10, the data is the next two immediate words

Operation: Destination — Source ♦ cc

Assembler

Syntax: CMPM (Ay) + ,(Ax) +

Attributes: Size = (Byte, Word, Long)

Description: Subtracts the source operand from the destination operand and sets the condition codes according to the results; the destination location is not changed. The operands are always addressed with the postincrement addressing mode, using the address registers specified in the instruction. The size of the operation may be specified as byte, word, or long.

Compare Memory

Condition Codes:

| X | N | Z | V | C |
|---|---|---|---|---|
| _ | | | | |

- X Not affected N Set if the res Set if the result is negative. Cleared otherwise.
- Set if the result is zero. Cleared otherwise. Set if an overflow is generated. Cleared otherwise.
- C Set if a borrow is generated. Cleared otherwise

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|--------|----|---|----|----|---|---|---|----|--------|----|
| 1 | 0 | 1 | 1 | RE | GISTER | Ax | 1 | SI | ZE | 0 | 0 | 1 | RE | GISTER | Av |

Instruction Fields:

Register Ax field — (always the destination) Specifies an address register in the pos-

Size field — Specifies the size of the operation:

00 — Byte operation

10 — Long operation

Register Ay field — (always the source) Specifies an address register in the postingcrement addressing mode

DBcc

Test Condition, Decrement, and Branch

DBcc

DBcc Test Condition, Decrement, and Branch

DBcc

Operation:

If condition false then (Dn -1 ♦ Dn; If Dn ≠ -1 then PC+d + PC)

Assemble

Syntax: DBcc Dn,(label) Attributes: Size = (Word)

Description: Controls a loop of instructions. The parameters are: a condition code, a data register (counter), and a displacement value. The instruction first tests the condition (for termination); if it is true, no operation is performed. If the termination condition is not true, the low-order 16 bits of the counter data register are decremented by one. If the result is -1, execution continues with the next instruction. If the result is not equal to -1, execution continues at the location indicated by the current value of the PC plus the sign-extended 16-bit displacement. The value in the PC is the address of the instruction word of the DBcc instruction plus two. The displacement is a twos complement integer that represents the relative distance in bytes from the current PC to the destination PC.

Condition code cc specifies one of the following conditions:

| CC | carry clear | 0100 | c | LS | low or same | 0011 | C+Z |
|----|------------------|------|---|----|----------------|------|-----------|
| CS | carry set | 0101 | C | LT | less than | | N.V + N.V |
| EQ | equal | 0111 | Z | MI | minus | | N |
| F | never equal | 0001 | 0 | NE | not equal | 0110 | |
| GE | greater or equal | 1100 | N•V + N•V | PL | plus | 1010 | |
| GT | greater than | 1110 | N.V.Z + N.V.Z | Т | always true | 0000 | 1 |
| HI | high | 0010 | C•Z | VC | overflow clear | 1000 | ν̈ |
| LE | less or equal | 1111 | $Z + N \cdot \overline{V} + \overline{N} \cdot V$ | VS | overflow set | 1001 | v |
| | | | | | | | |

Condition Codes

Not affected

Instruction Format:

| | | | 3 | 4 | 3 | 2 | 1 | 0 |
|-----------|---|---|---------------------------------------|---|---|---|----------|----------|
| CONDITION | 1 | 1 | 0 | 0 | 1 | F | REGISTER | |
| | | | ONDITION 1 1 1 DISPLACEMENT (16 BITS) | | | | | ncolsten |

Instruction Fields:

Condition field — The binary code for one of the conditions listed in the table Register field — Specifies the data register used as the counter Displacement field — Specifies the number of bytes to branch

Notes

- The terminating condition is similar to the UNTIL loop clauses of high-level languages.
 For example: DBMI can be stated as "decrement and branch until minus".
 Most assemblers accept DBRA for DBF for use when only a count terminates the loop
- (no condition is tested).
- (no condition is tested).

 3. A program can enter a loop at the beginning or by branching to the trailing DBcc instruction. Entering the loop at the beginning is useful for indexed addressing modes and dynamically specified bit operations. In this case, the control index count must be one less than the desired number of loop executions. However, when entering a loop by branching directly to the trailing DBcc instruction, the control count should equal the loop execution count. In this case, if a zero count occurs, the DBcc instruction does not branch, and the main loop is not executed. does not branch, and the main loop is not executed.

DIVS

Signed Divide

DIVS DIVS

Signed Divide

DIVS

Destination/Source ♦ Destination Operation:

DIVS.W (ea),Dn 32/16 • 16r:16q Assembler

Syntax: Attributes:

Size = (Word)


cription: Divides the signed destination operand by the signed source operand and stores the signed result in the destination. The instruction divides a long word by a word. The result is a quotient in the lower word (least-significant 16 bits) and the Description: remainder is in the upper word (most-significant 16 bits) of the result. The sign of the remainder is the same as the sign of the dividend.

Two special conditions may arise during the operation:

1. Division by zero causes a trap

2. Overflow may be detected and set before the instruction completes. If the instruction detects an overflow, it sets the overflow condition code, and the operands are unaffected.

Condition Codes:



Not affected

- Set if the quotient is negative. Cleared otherwise. Undefined if overflow or divide by zero occurs.
- Set if the quotient is zero. Cleared otherwise. Undefined if overflow or divide by
- zero occurs. Set if division overflow occurs; undefined if divide by zero occurs. Cleared oth-
- C Always cleared

Instruction Format (word form):

| 15 | 14 | 13 | 12 | 31 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----------|----|-----|---|---|---|------|---------|-------|---------|---|
| | - | | | | | | | | | | E | FECTIVE | ADDRE | SS | |
| 1 | 0 | 0 | 0 | | REGISTER | į. | - 1 | 1 | 1 | | MODE | | 1 | REGISTE | R |

Register field — Specifies any of the eight data registers. This field always specifies the destination operand.

Effective Address field — Specifies the source operand. Only data addressing modes are allowed as shown:

| Addressing Mode | Mode | Register | |
|-----------------------|------|----------------|--|
| Dn | 000 | reg. number:Dr | |
| An | - | - | |
| (An) | 010 | reg. number:An | |
| (An) + | 011 | reg. number:An | |
| - (An) | 100 | reg. number:An | |
| (d ₁₆ ,An) | 101 | reg. number:An | |
| (dg,An,Xn) | 110 | reg. number:An | |

| Addressing Mode | Mode | Register | |
|-----------------------|------|----------|--|
| (xxx).W | 111 | 000 | |
| (xxx).L | 111 | 001 | |
| #(data) | 111 | 100 | |
| (d ₁₆ .PC) | 111 | 010 | |
| (dg,PC,Xn) | 111 | 011 | |

NOTE

Overflow occurs if the quotient is larger than a 16-bit signed integer. The instruction checks for overflow at the start of execution. If the upper word of the dividend is greater than or equal to the divisor, the overflow bit is set in the condition codes, and the instruction terminates with the operands unchanged.

DIVU

Unsigned Divide

DIVU DIVU

DIVU

Operation: Destination/Source Destination

Assembler

Syntax: DIVU.W (ea),Dn 32/16 ♦ 16r:16q

Attributes: Size = (Word)

escription: Divides the unsigned destination operand by the unsigned source operand and stores the unsigned result in the destination. The instruction divides a long word by a word. The result is a quotient in the lower word (least-significant 16 bits) and the remainder is in the upper word (most significant 16 bits) of the result.

Two special conditions may arise during the operation:

- 1. Division by zero causes a trap
- Overflow may be detected and set before the instruction completes. If the instruction detects an overflow, it sets the overflow condition code, and the operands are unaffected.

Condition Codes

| X | N | Z | V | C |
|---|---|---|---|---|
| _ | | | | 0 |

- X Not affected
- N Set if the quotient is negative. Cleared otherwise. Undefined if overflow or divide by zero occurs.
- Z Set if the quotient is zero. Cleared otherwise. Undefined if overflow or divide by zero occurs.
- V Set if division overflow occurs; undefined if divide by zero occurs. Cleared otherwise.
- C Always cleared

Instruction Format (word form):

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|-----------|---|------|---|-----|---|------|---------|--------|---------|---|
| | | , | | | REGISTER | | TYPE | | . 1 | | EF | FECTIVE | ADDRES | SS | |
| | | U | | | HEGISTEN. | | THE | | 1 3 | | MODE | | F | EGISTER | R |

Instruction Fields:

Register field — Specifies any of the eight data registers. This field always specifies the destination operand.

Unsigned Divide

Effective Address field — Specifies the source operand. Only data addressing modes are allowed as shown:

| Addressing Mode | Mode | Register | | |
|-----------------------|------|----------------|--|--|
| Dn | 000 | reg. number:Dn | | |
| An | - | - | | |
| (An) | 010 | reg. number:An | | |
| (An) + | 011 | reg. number:An | | |
| - (An) | 100 | reg. number:An | | |
| (d ₁₆ .An) | 101 | reg. number:An | | |
| (dg,An,Xn) | 110 | reg. number;An | | |

| Addressing Mode | Mode | Register | |
|-----------------------|------|----------|--|
| (xxx).W | 111 | 000 | |
| (xxx).L | 111 | 001 | |
| #(data) | 111 | 100 | |
| (d ₁₆ .PC) | 111 | 010 | |
| (dg,PC,Xn) | 111 | 011 | |

NOTE

Overflow occurs if the quotient is larger than a 16-bit signed integer. The instruction checks for overflow at the start of execution. If the upper word of the dividend is greater than or equal to the divisor, the overflow bit is set in the condition codes, and the instruction terminates with the operands unchanged.

EOR Exclusive OR Logical EOR EOR EXClusive OR Logical EOR

Operation:

Source ⊕ Destination • Destination

Assemble

Syntax: EOR Dn,(ea)

Attributes: Size = (Byte, Word, Long)

Description: Performs an exclusive OR operation on the destination operand using the source operand and stores the result in the destination location. The size of the operation may be specified to be byte, word, or long. The source operand must be a data register. The destination operand is specified in the effective address field.

Condition Codes:

| x | N | Z | v | C |
|---|---|---|---|---|
| _ | • | • | 0 | 0 |

- X Not affected
- N Set if the most-significant bit of the result is set. Cleared otherwise.
- Z Set if the result is zero. Cleared otherwise.
- V Always cleared
- C Always cleared

Instruction Format (word form):

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|---------|---|---|---------|---|---|------|---------|-------|---------------|---|
| , | 0 | 1 | 1 | | REGISTE | R | | DP-MODE | | | MODE | FECTIVE | ADDRE | SS REGISTE | |

Instruction Fields:

Register field — Specifies any of the eight data registers

Op-Mode field —

| Byte | Word | Long | Operation |
|------|------|------|------------------------|
| 100 | 101 | 110 | ((ea)) ⊕ ((Dn)) ♦ (ea) |

Effective Address field — Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An | _ | - |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | |
| (d ₁₆ .PC) | - | _ |
| (dg,PC,Xn) | - | _ |

NOTE

Memory to data register operations are not allowed. Most assemblers use EORI when the source is immediate data.

EORI EORI EORI Exclusive OR Immediate Exclusive OR Immediate

Operation:

Immediate Data ⊕ Destination • Destination

Assembler

Syntax: EORI #(data),(ea)

Attributes: Size = (Byte, Word, Long)

Description: Performs an exclusive OR operation on the destination operand using the immediate data and the destination operand and stores the result in the destination location. The size of the operation may be specified as byte, word, or long. The size of the immediate data matches the operation size.

Condition Codes:

| X | N | Z | ٧ | C |
|---|---|---|---|---|
| - | | | 0 | 0 |

- Not affected
- Set if the most significant bit of the result is set. Cleared otherwise.
- Set if the result is zero. Cleared otherwise.
- Always cleared
- Always cleared

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 6 5 4 3 2 | | | | | | 1 | |
|-----|----|----|---------|----------|------|----|--------|-------------|--------|----|-----------------|----------|------|---------|---|
| 0 | 0 | 0 | 0 | , | 0 | 1 | 0 | SI | ZE | | | FECTIVE | | | |
| 191 | - | W | ORD DAT | TA (16 B | ITSI | - | | | disco. | В. | MODE YTE DAT | A (8 BIT | | REGISTE | R |
| | | | | | | LC | NG DAT | A (32 B | TS) | | | | 2019 | | |

Instruction Fields:

Size field — Specifies the size of the operation:

00 — Byte operation

01 — Word operation

10 - Long operation

Effective Address field — Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An | _ | _ |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | |
| (d ₁₆ ,PC) | - | _ |
| (dg,PC,Xn) | _ | _ |

EORI

Immediate field — (Data immediately following the instruction):

If size = 00, the data is the low-order byte of the immediate word If size = 01, the data is the entire immediate word

If size = 10, the data is next two immediate words

EORI to CCR

Exclusive OR Immediate to Condition Code

EORI EORI to CCR to SR

Exclusive OR Immediate to the Status Register (Privileged Instruction)

EORI to SR

Operation:

Source ⊕ CCR ♦ CCR

Assembler

EORI #(data),CCR Syntax:

Attributes: Size = (Byte)

Performs an exclusive OR operation on the condition code register using Description: the immediate operand and stores the result in the condition code register (low-order byte of the status register). All implemented bits of the condition code register are affected

Condition Codes:

|--|--|--|--|--|

- Changed if bit 4 of immediate operand is one. Unchanged otherwise.
- N Changed if bit 3 of immediate operand is one. Unchanged otherwise.
 C Changed if bit 2 of immediate operand is one. Unchanged otherwise.
 V Changed if bit 1 of immediate operand is one. Unchanged otherwise.
 C Changed if bit 0 of immediate operand is one. Unchanged otherwise.

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---------|----------|-----|---|---|
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 - | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | В | YTE DAT | A (8 BIT | S) | | |

Operation: If supervisor state

then Source ⊕ SR ♦ SR

else TRAP

Syntax: EORI #(data),SR

Attributes: Size = (Word)

Description: Performs an exclusive OR operation on the contents of the status register using the immediate operand and stores the result in the status register. All implemented bits of the status register are affected.

Condition Codes:

| X | N | Z | ٧ | C |
|---|---|---|---|---|
| | • | • | • | • |

- Changed if bit 4 of immediate operand is one. Unchanged otherwise.
- Changed if bit 3 of immediate operand is one. Unchanged otherwise.

 Changed if bit 2 of immediate operand is one. Unchanged otherwise.

 Changed if bit 1 of immediate operand is one. Unchanged otherwise.

 Changed if bit 1 of immediate operand is one. Unchanged otherwise.
- C Changed if bit 0 of immediate operand is one. Unchanged otherwise.

Instruction Format:

| > | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |

EXG EXG Exchange Registers

Operation: Rx # Ry

EXG Dx,Dy Assemble EXG Ax,Ay EXG Dx,Ay Syntax:

EXG Ay, Dx

Attributes: Size = (Long)

Description: Exchanges the contents of two 32-bit registers. The instruction performs three types of exchanges:

- Exchange data registers
- 2. Exchange address registers
- 3. Exchange a data register and an address register

Condition Codes

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | В | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|-----|----|----|----|--------|----|---|---|---|--------|---|---|----|--------|----|
| 1 | . 1 | 0 | 0 | R | GISTER | Rx | 1 | | 0 | OP-MOD | E | | RE | GISTER | Ry |

Instruction Fields:

Register Rx field — Specifies either a data register or an address register depending on the mode. If the exchange is between data and address registers, this field always

specifies the data register.

Op-Mode field — Specifies the type of exchange:

01000 — Data registers 01001 — Address registers

10001 — Data register and address register
Register Ry field — Specifies either a data register or an address register depending on the mode. If the exchange is between data and address registers, this field always specifies the address register.

EXT

Operation:

Sign Extend

Destination Sign-Extended Destination

EXT

EXT.W Dn Extend byte to word Assemble Extend word to long word Syntax: EXT.L Dn

Sizes (Word, Long) Attributes:

cription: Extends a byte in a data register to a word or a word in a data register to a long word, by replicating the sign bit to the left. If the operation extends a byte to a word, bit [7] of the designated data register is copied to bits [15:8] of that data register. If the operation extends a word to a long word, bit [15] of the designated data register is copied to bits [31:16] of the data register. Description:

Condition Codes:

| X | N | Z | ٧ | C |
|---|---|---|---|---|
| _ | | | 0 | 0 |

- Not affected
 - Set if the result is negative. Cleared otherwise.
- N Set if the result is zero. Cleared otherwise.
- Always cleared

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|-----|-----|----|----|---|---|---------|---|---|---|---|---|---------|---|
| 10 | - | 1 0 | T o | 1 | 0 | 0 | Г | OP-MODE | | 0 | 0 | 0 | | REGISTE | R |

Instruction Fields:

Op-Mode field — Specifies the size of the sign-extension operation:

010 — Sign-extend low-order byte of data register to word 011 — Sign-extend low-order word of data register to long Register field — Specifies the data register is to be sign-extended

ILLEGAL JMP **JMP** ILLEGAL Take Illegal Instruction Trap Jump

Operation:

SSP - 2 ♦ SSP; Vector Offset ♦ (SSP); SSP - 4 ♦ SSP; PC ♦ (SSP); SSP - 2 ♦ SSP; SR ♦ (SSP); Illegal Instruction Vector Address ▶ PC

Assembler

ILLEGAL Syntax: Unsized Attributes:

Forces an illegal instruction exception, vector number 4. All other illegal Description: instruction bit patterns are reserved for future extension of the instruction set and should not be used to force an exception.

Only the MC68010 stores a four-word exception stack frame by first writing the exception vector offset and format code to the system stack. All processors write the PC, followed by the SR, to the system stack.

Condition Codes

Not affected

Instruction Format:

| | | | | | | 9 | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |

Operation: Destination Address ♦ PC

Assembler

JMP (ea) Syntax: **Attributes**: Unsized

Description: Program execution continues at the effective address specified by the instruction. The addressing mode for the effective address must be a control addressing mode.

Condition Codes: Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | . 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|---|-----|---|---|------|---------|-------|----------|---|
| 0 | 1 | n | 0 | , | 4 | Ι, | , | | | | EF | FECTIVE | ADDRE | ss | |
| - | | | | | | | ಿ | 1 | | (| MODE | | | REGISTER | 1 |

Instruction Fields:

Effective Address field — Specifies the address of the next instruction. Only control addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | - | _ |
| An | - | _ |
| (An) | 010 | reg. number:Ar |
| (An) + | _ | _ |
| - (An) | - | - |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| ddressing Mode | Mode | Register 000 | | |
|-----------------------|------|-----------------|--|--|
| (xxx).W | 111 | | | |
| (xxx).L | 111 | 001 | | |
| #(data) | - | _ | | |
| (d ₁₆ ,PC) | 111 | 010 | | |
| (dg,PC,Xn) | 111 | 011 | | |

JSR

Jump to Subroutine

JSR

Load Effective Address

LEA

Operation:

SP - 4 ♦ Sp; PC ♦ (SP) Destination Address ♦ PC

Assembler

Syntax: JSR (ea) Unsized

Description: Pushes the long word address of the instruction immediately following the JSR instruction onto the system stack. Program execution then continues at the address specified in the instruction.

Condition Codes:

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|------|---------|-------|----------|---|
| 0 | , | 0 | 0 | , | 1 | 1 | 0 | , | | | EF | FECTIVE | ADDRE | SS | |
| | | | | | | | ۰ | | ٥ | | MODE | | | REGISTER | 1 |

Instruction Fields:

Effective Address field - Specifies the address of the next instruction. Only control addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | - | - |
| An | - | _ |
| (An) | 010 | reg. number:An |
| (An) + | _ | - |
| - (An) | - | _ |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register | | |
|-----------------|------|----------|--|--|
| (xxx).W | 111 | 000 | | |
| (xxx).L | 111 | 001 | | |
| #(data) | - | | | |
| (d16.PC) | 111 | 010 | | |
| (dg,PC,Xn) | 111 | 011 | | |

Operation: (ea) An

Assembler

LEA

Syntax: LEA (ea),An Attributes:

Description: Loads the effective address into the specified address register. All 32 bits of the address register are affected by this instruction.

Condition Codes:

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----------|---|----|---|---|---|------|---------|--------|--------|---|
| 0 | 1 | 0 | 0 | | REGISTER | | ٠, | , | | | EF | FECTIVE | ADDRES | SS | |
| - | | | _ | | - COIOTE | | | | | | MODE | | F | EGISTE | R |

Instruction Fields:

Register field — Specifies the address register to be updated with the effective address Effective Address field — Specifies the address to be loaded into the address register. Only control addressing modes are allowed as shown:

| Addressing Mode | Mode | Register | | |
|-----------------------|------|----------------|--|--|
| Dn | - | | | |
| An | _ | _ | | |
| (An) | 010 | reg. number:An | | |
| (An) + | - | _ | | |
| - (An) | - | _ | | |
| (d ₁₆ ,An) | 101 | reg. number:An | | |
| (dg,An,Xn) | 110 | reg. number:An | | |

| Addressing Mode | Mode | Register | |
|-----------------------|------|----------|--|
| (xxx).W | 111 | 000 | |
| (xxx).L | 111 | 001 | |
| #(data) | - | | |
| (d ₁₆ .PC) | 111 | 010 | |
| (dg,PC,Xn) | 111 | 011 | |

LSL,LSR

LINK Link and Allocate

Sp - 4 ♦ Sp; An ♦ (SP); SP ♦ An; SP + d ♦ SP

Operation: Assembler

LINK An, #(displacement)

Syntax: Attributes: Size = Unsized

Pushes the contents of the specified address register onto the stack. Then Description: loads the updated stack pointer into the address register. Finally, adds the 16-bit sign-extended displacement operand to the stack pointer. The address register occupies one long word on the stack. The user should specify a negative displacement in order to allocate stack area.

Condition Codes:

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|-----|----|----|----|---|---------|--------|-----|--------|-----|---|---|---------------|---|
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | REGISTE | R |
| | | 9.1 | | | | W | ORD DIS | PLACEM | ENT | 700 10 | 973 | | | Material Pro- | |

Instruction Fields:

Register field — Specifies the address register for the link

Displacement field - Specifies the twos complement integer to be added to the stack

NOTE

LINK and UNLK can be used to maintain a linked list of local data and parameter areas on the stack for nested subroutine calls.

Operation: Destination Shifted by (count) • Destination

Assemble LSd Dx,Dy LSd #(data),Dy LSd (ea) Syntax:

LINK LSL,LSR

where d is direction, L or R

Attributes: Size = (Byte, Word, Long)


Description: Shifts the bits of the operand in the direction specified (L or R). The carry bit receives the last bit shifted out of the operand. The shift count for the shifting of a register is specified in two different ways:

Logical Shift


 Immediate — The shift count (1-8) is specified in the instruction.
 Register — The shift count is the value in the data register specified in the instruction modulo 64.

The size of the operation for register destinations may be specified as byte, word, or long. The contents of memory, (ea), can be shifted one bit only, and the operand size is restricted to a word.

The LSL instruction shifts the operand to the left the number of positions specified as the shift count. Bits shifted out of the high order bit go to both the carry and the extend bits; zeros are shifted into the low-order bit.



The LSR instruction shifts the operand to the right the number of positions specified as the shift count. Bits shifted out of the low order bit go to both the carry and the extend bits; zeros are shifted into the high order bit.



Condition Codes:

| x | N | Z | V | C |
|---|---|---|---|---|
| | | | 0 | |

- X Set according to the last bit shifted out of the operand. Unaffected for a shift count
- Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise.

- Always cleared
 Set according to the last bit shifted out of the operand. Cleared for a shift count of zero.

Instruction Format (Register Shifts):

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|-----|----------|------|----|----|----|----|---|---|---|---------|---|
| 1 | 1 | 1 | 0 | COU | NT/REGIS | STER | dr | SI | ZE | Vr | 0 | 1 | | REGISTE | R |

Instruction Field (Register Shifts):

Count/Register field:

- If i/r = 0, this field contains the shift count. The values 1-7 represent shifts of 1-7; value of 0 specifies a shift count of 8.
- If i/r = 1, the data register specified in this field contains the shift count (modulo 64).

dr field — Specifies the direction of the shift:
0 — Shift right
1 — Shift left

Size field — Specifies the size of the operation:
00 — Byte operation
01 — Word operation

10 - Long operation

i/r field:

If i/r = 0, specifies immediate shift count

If i/r = 1, specifies register shift count
Register field — Specifies a data register to be shifted

Instruction Format (Memory Shifts):

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | . 1 | 0 |
|----|----|----|----|----|----|---|----|------|---|---|------|---------|--------|----------|---|
| 1 | 1 | 1 | 0 | 0 | | - | dr | | | | EF | FECTIVE | ADDRES | SS | |
| - | | | | | | | | 15 8 | | | MODE | | | REGISTER | R |

LSL,LSR

Logical Shift

LSL,LSR

- Instruction Fields (Memory Shifts):
 dr field Specifies the direction of the shift:
 0 Shift right

 - 1 Shift left

Effective Address field — Specifies the operand to be shifted. Only memory alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | - | _ |
| An | - | - |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | |
| (d ₁₆ ,PC) | - | _ |
| (dg,PC,Xn) | _ | |

MOVE MOVE MOVE MOVE Move Data from Source to Destination Move Data from Source to Destination

Operation: Source Destination

Assembler

Syntax: MOVE (ea),(ea)

Attributes: Size = (Byte, Word, Long)

Moves the data at the source to the destination location, and sets the condition codes according to the data. The size of the operation may be specified as byte, word, or long.

Condition Codes:

| X | N | Z | ٧ | C |
|---|---|---|---|---|
| _ | • | | 0 | 0 |

- Not affected
- Set if the result is negative. Cleared otherwise.
- Set if the result is zero. Cleared otherwise.
- Always cleared
- C Always cleared

Instruction Format:

| 15 | 14 | 13 | 12 | - 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|------|----|------|----------|-------|--------|------|---|---|------|-----|------|---------|---|
| | 0 | SI | ZE | 1 | | DESTI | NATION | | | | | SOL | JRCE | | |
| U | | 5740 | | 1 1 | REGISTER | 1 | | MODE | | l | MODE | | 1 | REGISTE | R |

Instruction Fields:

Size field — Specifies the size of the operand to be moved:

- 01 Byte operation 11 Word operation
- 10 Long operation

Destination Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|--|
| Dn | 000 | reg. number:Dn |
| An | - | 11111111111111111111111111111111111111 |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| | | Register |
|-----------------------|-----|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | - |
| (d ₁₆ ,PC) | | |

Source Effective Address field — Specifies the source operand. All addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dr |
| An* | 001 | reg. number:An |
| (An) | 010 | reg. number:Ar |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | 111 | 100 |
| (d ₁₆ ,PC) | 111 | 010 |
| (dg.PC,Xn) | 111 | 011 |

^{*}For byte size operation, address register direct is not allowed.

- 1. Most assemblers use MOVEA when the destination is an address register.
- 2. MOVEQ can be used to move an immediate 8-bit value to a data register.

Move Address

MOVE MOVEA from CCR

Move from the Condition Code Register from CCR

Operation: Source Destination

Assembler

Syntax: MOVEA (ea), An Attributes: Size = (Word, Long)

Description: Moves the contents of the source to the destination address register. The size of the operation is specified as word or long. Word-size source operands are signextended to 32-bit quantities.

Condition Codes:

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|----|----|----|----|----|-------------|---|---|-----|--------|---|------|---|---|---|---|----------|--|
| 0 | 0 | SI | ZE | | DESTINATION | 0 | 0 | 0 1 | SOURCE | | | | | | | | |
| | | | | - | REGISTER | • | | | | | MODE | | | | | REGISTER | |

Instruction Fields:

Size field — Specifies the size of the operand to be moved:

11 — Word operation. The source operand is sign-extended to a long operand and all 32 bits are loaded into the address register.

10 — Long operation

Destination Register field — Specifies the destination address register

Effective Address field — Specifies the location of the source operand. All addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An | 001 | reg. number:An |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | 111 | 100 |
| (d ₁₆ ,PC) | 111 | 010 |
| (dg,PC,Xn) | 111 | 011 |

Operation: CCR • Destination

Assembler

Syntax: MOVE CCR,(ea) Size = (Word)

Description Moves the condition code bits (zero extended to word size) to the destination location. The operand size is a word. Unimplemented bits are read as zeros.

Condition Codes:

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|---|---|---|------|---------|-------|----------|---|
| 0 | 4 | 0 | 0 | D | 0 | , | 0 | | | | EF | FECTIVE | ADDRE | ss | |
| | | , | , | , | | 85 | .0 | ' | | | MODE | | F | REGISTER | 1 |

Instruction Fields:

Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dr |
| An | - | _ |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | |
| (d ₁₆ ,PC) | | |
| (dg,PC,Xn) | | _ |

NOTE

MOVE from CCR is a word operation. ANDI, ORI, and EORI to CCR are byte

MOVE from SR

Move from the Status Register (Privileged Instruction - MC68010 Only)

MOVE MOVE from SR to CCR

Move to Condition Codes

MOVE to CCR

SR • Destination Operation:

MC68010 only:

If Supervisor state then SR ♦ Destination

else TRAP

Assemble

MOVE SR.(ea) Syntax: Attributes: Size = (Word)

Description: Moves the data in the status register to the destination location. The destination is word length. Unimplemented bits are read as zeros.

Condition Codes

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|-----|---|---|----|---|---|------|---------|-------|---------|---|
| | | | 0 | | 0 | | | Ι, | | | EF | FECTIVE | ADDRE | SS | |
| | | | | | ١ ، | | | | | | MODE | | | REGISTE | R |

Instruction Fields:

Effective Address field - Specifies the destination location. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dr |
| An | - | _ |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | | |
| (d ₁₆ .PC) | | |
| (dg.PC,Xn) | _ | |

NOTE

Use the MOVE from CCR instruction to access only the condition codes. In the MC68000, MC68HC000, and MC68008, memory destination is read before it is written to.

Operation: Source & CCR

Assembler Syntax:

MOVE (ea),CCR

Attributes: Size = (Word)

Moves the low-order byte of the source operand to the condition code Description: register. The upper byte of the source operand is ignored; the upper byte of the status register is not altered.

Condition Codes:

| N | Z | V | C |
|---|-----|-----|-------|
| | | | |
| | . N | N Z | N Z V |

- Set to the value of bit 4 of the source operand
- Set to the value of bit 3 of the source operand
- Set to the value of bit 2 of the source operand
- Set to the value of bit 1 of the source operand Set to the value of bit 0 of the source operand

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|----|---|-------------------|------|---|---|---------|---|
| | | | | | | | | | | EFFECTIVE ADDRESS | | | | | |
| | | 0 | | 0 | 1 | 0 | 0 | -1 | , | | MODE | | 1 | REGISTE | R |

Instruction Fields:

Effective Address field - Specifies the location of the source operand. Only data addressing modes are allowed as shown:

| Addressing Mode | Mode | Register | | | |
|-----------------------|------|----------------|--|--|--|
| Dn | 000 | reg. number:Dn | | | |
| An | _ | _ | | | |
| (An) | 010 | reg. number:An | | | |
| (An) · | 011 | reg. number:Ar | | | |
| (An) | 100 | reg. number:An | | | |
| (d ₁₆ .An) | 101 | reg. number:An | | | |
| (dg,An,Xn) | 110 | reg. number:An | | | |

| Addressing Mode | Mode | Register | | |
|-----------------|------|----------|--|--|
| (xxx).W | 111 | 000 | | |
| (xxx).L | 111 | 001 | | |
| #(data) | 111 | 100 | | |
| | | | | |
| (d16.PC) | 111 | -010 | | |
| (dg,PC,Xn) | 111 | 011 | | |

NOTE

MOVE to CCR is a word operation. ANDI, ORI, and EORI to CCR are byte operations.

MOVE to SR

Move to the Status Register (Priviledged Instruction)

MOVE MOVE to SR USP

Move User Stack Pointer (Privileged Instruction)

MOVE USP

Operation:

If supervisor state then Source SR

else TRAP

Assembler

Syntax: MOVE (ea),SR Size = (Word) Attributes:

Description: Moves the data in the source operand to the status register. The source operand is a word and all implemented bits of the status register are affected

Condition Codes:

Set according to the source operand

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|------|---------|--------|--------|---|
| 0 | 1 | | 0 | | ٠, | | | | | | EF | FECTIVE | ADDRES | SS | |
| • | | | | ۰ | | | | | | | MODE | | F | EGISTE | R |

Instruction Fields:

Effective Address field — Specifies the location of the source operand. Only data addressing modes are allowed as shown:

| Addressing Mode | Mode | Register | | | |
|-----------------------|------|----------------|--|--|--|
| Dn | 000 | reg_number:Dr | | | |
| An | | - | | | |
| (An) | 010 | reg. number:An | | | |
| (An) - | 011 | reg. number:Ar | | | |
| (An) | 100 | reg. number:An | | | |
| (d ₁₆ ,An) | 101 | reg. number:An | | | |
| (dg,An,Xn) | 110 | reg. number:An | | | |

| Addressing Mode | Mode | Register | | |
|-----------------------|------|----------|--|--|
| (xxx).W | 111 | 000 | | |
| (xxx).L | 111 | 001 | | |
| #(data) | 111 | 100 | | |
| (d ₁₆ .PC) | 111 | 010 | | |
| (dg,PC,Xn) | 111 | 011 | | |

Operation: If supervisor state

then USP . An or An . USP

MOVE USP,An Syntax: MOVE An, USP Attributes: Size = (Long)

Description: Moves the contents of the user stack pointer to or from the specified

address register

Condition Codes: Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|----|---|----------|---|
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | dr | | REGISTER | 3 |

Instruction Fields:

dr field - Specifies the direction of transfer:

0 — Transfer the address register to the USP
1 — Transfer the USP to the address register

Register field — Specifies the address register for the operation

MOVEC

Move Control Register (Privileged Instruction)

MOVEC MOVEM

Move Multiple Registers

MOVEM

Operation: If supervisor state

then Rc ♦ Rn or Rn ♦ Rc else TRAP

MOVEC Rc,Rn Assembler Syntax: MOVEC Rn,Rc Size = (Long)

Moves the contents of the specified control register (Rc) to the specified general register (Rn) or copies the contents of the specified general register to the specified control register. This is always a 32-bit transfer even though the control register may be implemented with fewer bits. Unimplemented bits are read as zeros.

Condition Codes:

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|----|---------|----|----|----|---|---|---|--------|--------|----|---|---|---|----|
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | dr |
| A/D | - | REGISTE | R | | | | | C | ONTROL | REGIST | ER | | | | |

Instruction Fields:

dr field - Specifies the direction of the transfer:

0 — Control register to general register
 1 — General register to control register

A/D field — Specifies the type of general register:

0 - Data register

1 — Address register

Register field - Specifies the register number

Control Register field - Specifies the control register

Hex **Control Register**

000 Source Function Code (SFC) register 001 Destination Function Code (DFC) register

200 User Stack Pointer (USP) Vector Base Register (VBR)

Any other code causes an illegal instruction exception.

Operation:

Registers • Destination

Source Registers

Assembler MOVEM register list,(ea) MOVEM (ea),register list Syntax:

Attributes: Size = (Word, Long)

Description: Moves the contents of selected registers to or from consecutive memory locations starting at the location specified by the effective address. A register is selected if the bit in the mask field corresponding to that register is set. The instruction size determines whether 16 or 32 bits of each register are transferred. In the case of a word transfer to either address or data registers, each word is sign-extended to 32 bits, and the resulting long word is loaded into the associated register.

Selecting the addressing mode also selects the mode of operation of the MOVEM instruction, and only the control modes, the predecrement mode, and the postincrement mode are valid. If the effective address is specified by one of the control modes, the registers are transferred starting at the specified address, and the address is incremented by the operand length (2 or 4) following each transfer. The order of the registers is from data register 0 to data register 7, then from address register 0 to address register 7.

If the effective address is specified by the predecrement mode, only a register to memory operation is allowed. The registers are stored starting at the specified address minus the operand length (2 or 4), and the address is decremented by the operand length following each transfer. The order of storing is from address register 7 to address register 0, then from data register 7 to data register 0. When the instruction has completed, the decremented address register contains the address of the last operand stored.

If the effective address is specified by the postincrement mode, only a memory to register operation is allowed. The registers are loaded starting at the specified address; the address is incremented by the operand length (2 or 4) following each transfer. The order of loading is the same as that of control mode addressing. When the instruction has completed, the incremented address register contains the address of the last operand loaded plus the operand length.

Condition Codes

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | (|
|----|----|----|---------|----|----|---|-------|---|------|---|------|---------|-------|---------|---|
| 0 | 1 | 0 | 0 | 1 | dr | 0 | 0 | 1 | SIZE | | MODE | FECTIVE | ADDRE | | |
| | | | 1000000 | | | | 112.7 | | | | MODE | | | REGISTE | 1 |

Instruction Field:

dr field — Specifies the direction of the transfer:

O — Register to memory

Memory to register

Size field — Specifies the size of the registers being transferred:

0 — Word transfer

— Long transfer

Effective Address field — Specifies the memory address for the operation. For register to memory transfers, only control alterable addressing modes or the predecrement addressing mode are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | _ | - |
| An | - | _ |
| (An) | 010 | reg. number:An |
| (An) - | - | - |
| (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register | | |
|-----------------------|------|----------|--|--|
| (xxx).W | 111 | 000 | | |
| (xxx).L | 111 | 001 | | |
| #(data) | - | | | |
| (d ₁₆ ,PC) | - | | | |
| (dg,PC,Xn) | _ | _ | | |

For memory to register transfers, only control addressing modes or the postincrement addressing mode are allowed as shown:

| Addressing Mode | Mode | Register | | |
|-----------------------|------|----------------|--|--|
| Dn | - | - | | |
| An | - | _ | | |
| (An) | 010 | reg. number:An | | |
| (An) - | 011 | reg. number:Ar | | |
| (An) | | _ | | |
| (d ₁₆₋ An) | 101 | reg. number:An | | |
| (dg,An,Xn) | 110 | reg. number:An | | |

| Addressing Mode | Mode | Register | |
|-----------------------|------|----------|--|
| (xxx).W | 111 | 000 | |
| (xxx).L | 111 | 001 | |
| #(data) | - | - | |
| (d ₁₆ .PC) | 111 | 010 | |
| (dg,PC,Xn) | 111 | 011 | |

Register List Mask field — Specifies the registers to be transferred. The low order bit corresponds to the first register to be transferred; the high-order bit corresponds to the last register to be transferred; the high-order bit corresponds to the last register to be transferred. Thus, both for control modes and for the postincrement mode addresses, the mask correspondence is:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|------|----|----|-------|
| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | DE | D5 | D4 | I no | D2 | 01 | T 700 |

For the predecrement mode addresses, the mask correspondence is reversed:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 00 | D1 | D2 | D3 | D4 | 05 | D6 | D7 | AO | Al | A2 | A3 | A4 | A5 | A6 | A7 |

NOTE

An extra read bus cycle occurs for memory operands. This accesses an operand at one address higher than the last register image required.

MOVEP MOVEP **MOVEP** MOVEP Move Peripheral Data **Move Peripheral Data**

Operation: Source Destination

MOVEP Dx,(d,Ay) Syntax: MOVEP (d,Ay),Dx Attributes: Size = (Word, Long)

bytes on an 8-bit bus.

cription: Moves data between a data register and alternate bytes within the address space (typically assigned to a peripheral), starting at the location specified and incre-Description: menting by two. This instruction is designed for 8-bit peripherals on a 16-bit data bus. The high-order byte of the data register is transferred first and the low order byte is transferred last. The memory address is specified in the address register indirect plus 16-bit displacement addressing mode. If the address is even, all the transfers are to or from the high order half of the data bus; if the address is odd, all the transfers are to or from the low order half of the data bus. The instruction also accesses alternate

Example: Long transfer to/from an even address

Byte Organization in Register


| | | 22 | | | | | |
|------|------|-------|-------|-----|-------|-------|-------|
| 31 | 24 | 23 | 16 | 15 | 8 | 1 | 0 |
| HI-O | RDER | MID-U | IPPER | MID | LOWER | LOW-0 | ORDER |

Byte Organization in Memory (Low Address at Top)

| 15 | 8 | 7 | 0 |
|------|-------|--------------|---|
| HI-O | RDER | Alta estados | |
| MID- | UPPER | | |
| MID- | LOWER | | |
| LOW- | ORDER | | SERVICE OF |
| | | | |

Example: Word transfer to/from an odd address

Byte Organization in Register



Byte Organization in Memory (Low Address at Top)

| 15 | 8 7 | 0 |
|----|------|-------|
| | HI-O | RDER |
| | LOW- | UPPER |

Condition Codes: Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|-----|---|-----|--------|---------|-------|---|---|---|------|--------|--------|
| 0 | 0 | 0 | 0 | DAT | A REGIS | TER | | OP-MOD | E | 0 | 0 | 1 | ADDR | ESS RE | GISTER |
| | | | | | .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | DIS | PLACEM | ENT (16 | BITS) | | | | | | |

Instruction Fields:

Data Register field — Specifies the data register for the instruction

Op-Mode field - Specifies the direction and size of the operation:

100 — Transfer word from memory to register

101 — Transfer long from memory to register
110 — Transfer word from register to memory
111 — Transfer long from register to memory
Address Register field — Specifies the address register which is used in the address

register indirect plus displacement addressing mode
Displacement field — Specifies the displacement used in the operand address

Move Quick

MOVEO

MOVES Move Address Space (Privileged Instruction) MOVES


Operation: Immediate Data • Destination

Assemble

Syntax: MOVEQ #(data),Dn Attributes: Size = (Long)

Description: Moves a byte of immediate data to a 32-bit data register. The data in an 8-bit field within the operation word is sign extended to a long operand in the data register as it is transferred.

Condition Codes:



- Not affected
- Set if the result is negative. Cleared otherwise.
- Set if the result is zero. Cleared otherwise.
- Always cleared
- Always cleared

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----------|---|---|---|---|---|----|----|---|---|---|
| 0 | 1 | 1 | 1 | | REGISTER | 1 | 0 | | | | DA | TA | | | |

Instruction Fields:

Register field - Specifies the data register to be loaded

Data field — 8 bits of data, which are sign extended to a long operand

Operation: If supervisor state

then Rn ♦ Destination [DFC] or Source [SFC] ♦ Rn

else TRAP

MOVES Rn.(ea) Assembler MOVES (ea),Rn Syntax:

Size = (Byte, Word, Long)

Description: Moves the byte, word, or long operand from the specified general register to a location within the address space specified by the destination function code (DFC) register; or, moves the byte, word, or long operand from a location within the address space specified by the source function code (SFC) register to the specified general register.

If the destination is a data register, the source operand replaces the corresponding low-order bits of that data register, depending on the size of the operation. If the destination is an address register, the source operand is sign extended to 32 bits and then loaded into that address register.

Condition Codes:

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|----|---------|----|----|----|------|---|----|----|---|------|---------|-------|---------------|---|
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | e | SI | ZE | | MODE | FECTIVE | ADDRE | SS REGISTE | |
| A/D | - | REGISTE | _ | dr | | 7727 | - | | | - | MODE | 100 | | HEGISTE | |

Instruction Fields:

Size field — Specifies the size of the operation:
00 — Byte operation
01 — Word operation

10 - Long operation

MOVES

Move Address Space (Privileged Instruction) MOVES MULS

Signed Multiply

MULS

Effective Address Field - Specifies the source or destination location within the alternate address space. Only memory alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | | |
| An | - | _ |
| (An) | 010 | reg. number:An |
| (An) · | 011 | reg. number:An |
| (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| ddressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | | - |
| | | |
| (d ₁₆ .PC) | - | |
| (dg.PC,Xn) | - 1 | - |

A/D field — Specifies the type of general register:

0 — Data register 1 — Address register

Register field — Specifies the register number dr field — Specifies the direction of the transfer:

0 — From (ea) to general register 1 — From general register to (ea)

NOTE

For either of the two following examples with the same address register as both source and destination

MOVES.x An,(An)+ MOVES.x An. - (An)

the value stored is undefined. The current implementation of the MC68010 stores the incremented or decremented value of An.

Source * Destination ▶ Destination Operation:

Syntax: MULS.W (ea), Dn 16×16 ♦ 32

Attributes: Size = (Word)

Description: Multiplies two signed operands yielding a signed result. The multiplier and multiplicand are both word operands, and the result is a long word operand. A register operand is the low order word; the upper word of the register is ignored. All 32 bits of the product are saved in the destination data register.

Condition Codes:

| 0 0 | X | N | Z | V | C |
|-----|---|---|---|---|---|
| | - | | | 0 | 0 |

- Not affected
- Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise.
- Always cleared
- Always cleared

Instruction Format (word form):

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|---------|---|-----|---|---|----------|----|-------------------|---|---|---|
| , | , | | | | EGISTER | , | ٠, | | | | EF | EFFECTIVE ADDRESS | | | |
| | | U | u | | EGISTER | ' | 31. | | | MODE REG | | EGISTE | R | | |

Instruction Fields:

Register field - Specifies a data register as the destination

Effective Address field — Specifies the source operand. Only data addressing modes are allowed as shown:

| Addressing Mode | Mode | Register | | | |
|-----------------------|------|----------------|--|--|--|
| Dn | 000 | reg. number:Dn | | | |
| An | _ | - | | | |
| (An) | 010 | reg. number:An | | | |
| (An) + | 011 | reg. number:An | | | |
| (An) | 100 | reg. number:An | | | |
| (d ₁₆ ,An) | 101 | reg. number:An | | | |
| (dg,An,Xn) | 110 | reg. number:An | | | |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | 111 | 100 |
| (d ₁₆ .PC) | 111 | 010 |
| (dg,PC,Xn) | 111 | 011 |

Unsigned Multiply

MULU NBCD

Negate Decimal with Extend

NBCD

Operation:

Source * Destination ♦ Destination

Assembler Syntax:

MULU.W (ea),Dn


16 × 16 • 32

Attributes:

Size = (Word)

Description: Multiplies two unsigned operands yielding an unsigned result. The multiplier and multiplicand are both word operands, and the result is a long word operand. A register operand is the low-order word; the upper word of the register is ignored. All 32 bits of the product are saved in the destination data register.

Condition Codes:



- Not affected
- Set if the result is negative. Cleared otherwise.
- Set if the result is zero. Cleared otherwise.
- Always cleared
- Always cleared

Instruction Format (word form):

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|----|----|----|----|----|----------|---|---|---|-----|----|------|---|----|---------|--------|----|--|
| 1 | 1 | 0 | 0 | | REGISTER | | | | 1.1 | 1. | 4 | | EF | FECTIVE | ADDRES | SS | |
| | | | | | LUISILI | | | | 1. | | MODE | | | EGISTE | R | | |

Instruction Fields:

Register field — Specifies a data register as the destination

Effective Address field — Specifies the source operand. Only data addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An | | - |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register | | |
|-----------------------|------|----------|--|--|
| (xxx).W | 111 | 000 | | |
| (xxx).L | 111 | 001 | | |
| #(data) | 111 | 100 | | |
| (d ₁₆ ,PC) | 111 | 010 | | |
| (dg.PC,Xn) | 111 | 011 | | |

Operation: 0 - (Destination₁₀) - X ♦ Destination

Assembler

Syntax: NBCD (ea)

Attributes: Size = (Byte)

Description: Subtracts the destination operand and the extend bit from zero. The operation is performed using binary coded decimal arithmetic. The packed BCD result is saved in the destination location. This instruction produces the tens complement of the destination if the extend bit is zero, or the nines complement if the extend bit is one. This is a byte operation only.

Condition Codes:

| X | N | Z | v | C |
|---|---|---|---|---|
| | U | | U | |

- Set the same as the carry bit
- Undefined
- Cleared if the result is non-zero. Unchanged otherwise.
- Undefined
- Set if a decimal borrow occurs. Cleared otherwise.

Normally the Z condition code bit is set via programming before the start of the operation. This allows successful tests for zero results upon completion of multiple precision operations.

Instruction Format:

| 15 | 14 | 13 | 12 | 31 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|-----|---|---|---|---|---|------|---------|-------|--------|---|
| 0 | | 0 | 0 | , | | 0 | | | | | EF | FECTIVE | ADDRE | ss | |
| - | | | | , | . " | ۰ | | | | | MODE | | F | EGISTE | R |

Instruction Fields:

Effective Address field - Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An | - | _ |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg.An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | |
| (d ₁₆ ,PC) | - | _ |
| (dg,PC,Xn) | _ | _ |

NEG

Negate

NEG **NEGX**

Negate with Extend

NEGX

Operation:

0 - (Destination) ▶ Destination

Assemble

Syntax:

NEG (ea)

Attributes:

Size = (Byte, Word, Long)

Subtracts the destination operand from zero and stores the result in the Description: destination location. The size of the operation is specified as byte, word, or long.

Condition Codes:

| X | N | 7 | V | C |
|---|---|---|---|---|
| | | | | |

- Set the same as the carry bit
- Set if the result is negative. Cleared otherwise.
- Set if the result is zero. Cleared otherwise. Set if an overflow occurs. Cleared otherwise.
- Cleared if the result is zero. Set otherwise.

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|------|---|------|---------|-------|---------|---|
| | | | | | | | | | SIZE | | E | FECTIVE | ADDRE | SS | |
| 0 | 1 | 0 | 0 | 0 | 1 | | 0 | 3 | ZE | | MODE | | 1 1 | REGISTE | R |

Instruction Fields:

Size field - Specifies the size of the operation:

- 00 Byte operation 01 Word operation
- 10 Long operation

Effective Address field — Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An | - | - |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | |
| (d ₁₆ .PC) | | |
| (dg,PC,Xn) | - | - |

Operation: 0 - (Destination) - X ♦ Destination

Syntax:

NEGX (ea)

Attributes:

Size = (Byte, Word, Long)

Description: Subtracts the destination operand and the extend bit from zero. Stores the result in the destination location. The size of the operation is specified as byte, word, or long.

Condition Codes:

| X | N | Z | v | C |
|---|---|---|---|---|
| | | | | |

- Set the same as the carry bit
- Set if the result is negative. Cleared otherwise.
- Cleared if the result is non-zero. Unchanged otherwise.
- Set if an overflow occurs. Cleared otherwise. C
 - Set if a borrow occurs. Cleared otherwise.

Normally the Z condition code bit is set via programming before the start of the operation. This allows successful tests for zero results upon completion of multiple precision operations.

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|----|----|---|------|---------|--------|---------|---|
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 51 | 7F | | EF | FECTIVE | ADDRES | SS | |
| | _ | | | | | | | 3. | | | MODE | | F | REGISTE | R |

Instruction Fields

Size field - Specifies the size of the operation:

- 00 Byte operation 01 Word operation
- 10 Long operation

NEGX

Negate with Extend

NEGX NOP

No Operation

NOP

Effective Address field — Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dr |
| An | - | - |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆₋ An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | | - |
| (d ₁₆ PC) | - | _ |
| (dg,PC,Xn) | _ | _ |

Operation: None

Assemble Syntax:

NOP

Attributes: Unsized

cription: Performs no operation. The processor state, other than the program counter, is unaffected. Execution continues with the instruction following the NOP instruction. Description:

Condition Codes

Not affected

Instruction Format

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | , | 0 |
|----|----|----|----|----|----|-----|---|---|---|---|---|---|---|---|---|
| 0 | 1 | 0 | 0 | 1 | 1 | - 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |

NOT **Logical Complement** NOT

OR Inclusive OR Logical OR

Operation:

Destination Destination

Assembler


NOT (ea) Syntax:

Size = (Byte, Word, Long) Attributes:

Calculates the ones complement of the destination operand and stores the Description: result in the destination location. The size of the operation is specified as byte, word,

or long

Condition Codes:



- Not affected
- Set if the result is negative. Cleared otherwise.
- Set if the result is zero. Cleared otherwise. Always cleared
- C Always cleared

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----|----|----|----|----|----|---|------|----|---|------|---------|-------|---------|---|
| 0.200 | T | | | | | | | SI | 20 | | EF | FECTIVE | ADDRE | SS | |
| 0 | 3 | 0 | 0 | U | | -1 | 0 | - 31 | ZE | | MODE | | | REGISTE | 3 |

Instruction Fields:

Size field — Specifies the size of the operation:

00 — Byte operation 01 — Word operation

10 — Long operation

Effective Address field — Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An | - | |
| (An) | 010 | reg. number:An |
| (An) • | 011 | reg. number:An |
| (An) | 100 | reg_number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| ddressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | | |
| | | |
| (d ₁₆ .PC) | - | _ |
| (dg,PC,Xn) | - | |

Source V Destination • Destination

Assembler OR (ea),Dn Syntax: OR Dn (ea)

Attributes: Size = (Byte, Word, Long)

cription: Performs an inclusive OR operation on the source operand and the destination operand and stores the result in the destination location. The size of the operation is specified as byte, word, or long. The contents of an address register may not be used as an operand.

Condition Codes:

| × | N | 2 | v | С |
|---|---|---|---|---|
| | | | 0 | 0 |

- Not affected
- Set if the most significant bit of the result is set. Cleared otherwise.
- Set if the result is zero. Cleared otherwise.
- V Always cleared C Always cleared Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 5 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|-----|---------|---|---|-------|---|---|------|---------|---|----------------|---|
| Т | 0 | 0 | 0 | - 1 | REGISTE | R | | P-MOD | E | | MODE | FECTIVE | | SS REGISTER | |

Instruction Fields:

Register field — Specifies any of the eight data registers Op-Mode field -

| Byte | Word | Long | Operation |
|------|------|------|------------------------|
| 000 | 001 | 010 | ((ea)) V ((Dn)) ♦ (Dn) |
| 100 | 101 | 110 | ((Dn)) V ((ea)) ♦ (ea) |

Effective Address field — If the location specified is a source operand, only data addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dr |
| An | - | _ |
| (An) | 010 | reg. number:An |
| (An) - | 011 | reg. number:An |
| (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg number An |
| (dg,An,Xn) | 110 | reg_number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #-data- | 111 | 100 |
| (d ₁₆ .PC) | 111 | 010 |
| (dg.PC.Xn) | 111 | 011 |

If the location specified is a destination operand, only memory alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register | | | |
|-----------------------|------|----------------|--|--|--|
| Dn | - | _ | | | |
| An | _ | - | | | |
| (An) | 010 | reg. number A | | | |
| (An) - | - | | | | |
| (An) | 100 | reg_number:An | | | |
| (d ₁₆ .An) | 101 | reg. number:An | | | |
| (dg.An,Xn) | 110 | reg. number.An | | | |

| ddressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #:data | | |
| (d ₁₆ ,PC) | _ | |
| (dg.PC,Xn) | - 1 | _ |

- If the destination is a data register, it must be specified using the destination Dn mode, not the destination (ea) mode.
- 2. Most assemblers use ORI when the source is immediate data.

Operation: Immediate Data V Destination ♦ Destination

Assembler


ORI

Syntax: ORI #(data).(ea)

Attributes: Size = (Byte, Word, Long)

cription: Performs an inclusive OR operation on the immediate data and the destination operand and stores the result in the destination location. The size of the Description: operation is specified as byte, word, or long. The size of the immediate data matches the operation size.

Condition Codes:



- Not affected
- Set if the most significant bit of the result is set. Cleared otherwise. Set if the result is zero. Cleared otherwise. N
- Always cleared
- C Always cleared

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|--------|----------|-----------|----|--------|---------|------|---|---------|----------|----|---------------|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | S | ZE | | MODE | FECTIVE | | SS REGISTE | R |
| | | W | ORD DA | TA (16 B | ITSI | | | | | 8 | YTE DAT | A (8 BIT | SI | | |
| | | | | | Section 2 | 10 | NG DAT | A (32 B | (STI | | | | | - 5.50 | |

Instruction Fields:

Size field — Specifies the size of the operation.

00 — Byte operation. 01 — Word operation.

10 — Long operation.

ORI Inclusive OR

dressing modes are allowed as shown:

 ${\it Effective Address field-Specifies the destination operand. Only data alterable address field-Specifies and alterable address field-Specifies address field-Sp$

| Addressing Mode | Mode | Register | | | |
|-----------------------|------|----------------|--|--|--|
| Dn | 000 | reg. number:Dn | | | |
| An | - | - | | | |
| (An) | 010 | reg. number:An | | | |
| (An) | 011 | reg. number:A | | | |
| (An) | 100 | reg. number:An | | | |
| (d ₁₆ .An) | 101 | reg. number:An | | | |
| (dg,An,Xn) | 110 | reg. number:An | | | |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | |
| (d ₁₆ .PC) | | _ |
| (dg.PC,Xn) | - | _ |

Immediate field — (Data immediately following the instruction):

If size = 00, the data is the low-order byte of the immediate word

If size = 01, the data is the entire immediate word

If size = 10, the data is the next two immediate words

ORI ORI to CCR

Inclusive OR Immediate to Condition Codes

to CCR

Source V CCR ♦ CCR Operation:

Assemble Syntax:

ORI #(data),CCR

Attributes:

Size = (Byte)

Description: Performs an inclusive OR operation on the immediate operand and the condition codes and stores the result in the condition code register (low-order byte of the status register). All implemented bits of the condition code register are affected.

Condition Codes:



- Set if bit 4 of immediate operand is one. Unchanged otherwise. Set if bit 3 of immediate operand is one. Unchanged otherwise.
- Set if bit 2 of immediate operand is one. Unchanged otherwise. Set if bit 1 of immediate operand is one. Unchanged otherwise.
- C Set if bit 0 of immediate operand is one. Unchanged otherwise.

Instruction Format:

| 15 | 14 | 13 | 12 | -11 | 10 | 9 | 8 | 7 | 5 | 5 | 4 | 3 | 2 | -1 | 0 |
|----|----|----|----|-----|----|---|---|---|------|----|---------|----------|----|----|---|
| 0 | 0 | 0 | C | 0 | 0 | 0 | 0 | 0 | 0 | 3. | 1 | 1 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | n | 0 | 0 | 0 | | 0.00 | В | YTE DAT | A IS BIT | SI | | |

ORI to SR

Inclusive OR Immediate to the Status Register (Privileged Instruction)

ORI PEA to SR

Push Effective Address

PEA

Operation:

If supervisor state then Source V SR ♦ SR

else TRAP

Assemble

ORI #(data).SR Syntax: Attributes: Size - (Word)

Description: Performs an inclusive OR operation of the immediate operand and the contents of the status register and stores the result in the status register. All implemented bits of the status register are affected.

Condition Codes:



- Set if bit 4 of immediate operand is one. Unchanged otherwise. Set if bit 3 of immediate operand is one. Unchanged otherwise. Set if bit 2 of immediate operand is one. Unchanged otherwise.
- Set if bit 1 of immediate operand is one. Unchanged otherwise
- Set if bit 0 of immediate operand is one. Unchanged otherwise.

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | . 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|-----|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 3 | 1 | 1 | 1 | 0 | 0 |

Operation Sp - 4 + SP: (ea) + (SP)

Assembler

Syntax: PEA (ea)

Attributes: Size = (Long)

Description: Computes the effective address and pushes it onto the stack. The effective

address is a long word address.

Condition Codes

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|-----|----|----|----|----|---|---|---|---|---|------|---------|--------|---------|---|
| 0 | 1 | n | 0 | , | 0 | 0 | | | , | | EF | FECTIVE | ADDRES | ss | |
| × . | 674 | | | | | | | | | | MODE | | | EGISTER | 4 |

Instruction Fields:

Effective Address field - Specifies the address to be pushed onto the stack. Only control addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | - | - |
| An | 1 | _ |
| (An) | 010 | reg. number:An |
| (An) + | | _ |
| - (An) | - | _ |
| (d ₁₆₋ An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | | - |
| (d ₁₆ .PC) | 111 | 010 |
| (dg,PC,Xn) | 111 | 011 |

RESET

Reset External Devices (Privileged Instruction)

RESET ROL ROR

Rotate (Without Extend)

Operation:

If supervisor state

then Assert RESET Line

else TRAP

Assembler

RESET Syntax:

Unsized Attributes:

Asserts the RESET signal for 124 clock periods, resetting all external de-Description: vices. The processor state, other than the program counter, is unaffected and execution continues with the next instruction.

Condition Codes:

Not affected

Instruction Format:

| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|----|----|----|-----|----|----|----|---|---|---|---|---|---|---|---|---|
| * | 0 | 1 | 0 | 0 1 | 1 | 1 | 11 | C | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |

Operation: Destination Rotated by (count) Destination

Assemble Syntax:

ROd Dx, Dy

ROd #(data),Dy ROd (ea) where d is direction, L or R

Attributes: Size = (Byte, Word, Long)

cription: Rotates the bits of the operand in the direction specified (L or R). The extend bit is not included in the rotation. The rotate count for the rotation of a register Description:


- is specified in either of two ways:

 1. Immediate The rotate count (1-8) is specified in the instruction.


 2. Register The rotate count is the value in the data register specified in the instruction, modulo 64.

The size of the operation for register destinations is specified as byte, word, or long. The contents of memory, (ea); can be rotated one bit only, and operand size is restricted to a word.

The ROL instruction rotates the bits of the operand to the left; the rotate count determines the number of bit positions rotated. Bits rotated out of the high-order bit go to the carry bit and also back into the low-order bit.



The ROR instruction rotates the bits of the operand to the right; the rotate count determines the number of bit positions rotated. Bits rotated out of the low-order bit go to the carry bit and also back into the high-order bit.



ROL ROL ROR ROR

Rotate (Without Extend)

ROL

Condition Codes:



- Not affected X
- Set if the most significant bit of the result is set. Cleared otherwise. Set if the result is zero. Cleared otherwise.
- Always cleared
- Set according to the last bit rotated out of the operand. Cleared when the rotate count is zero

Instruction Format (Register Rotate):

| 15 | 14 | 13 | 12 | - 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|------|-------------------|---|----|----|----|----|---|---|---|--------|---|
| 1 | 1 | 1 | 0 | | COUNT REGISTER | | dr | Si | ZE | ir | 1 | 1 | - | EGISTE | R |

Instruction Fields (Register Rotate):

Count Register field:

- If i.r = 0, this field contains the rotate count. The values 1-7 represent counts of 1-7, and 0 specifies a count of 8.
- If i r = 1, this field specifies a data register that contains the rotate count (modulo 64).

dr field - Specifies the direction of the rotate:

O — Rotate right

Rotate left

Size field — Specifies the size of the operation:

00 — Byte operation 01 — Word operation

10 — Long operation

ir field - Specifies the rotate count location:

If ir = 0, immediate rotate count

If ir = 0, immediate rotate count

If ir = 1, register rotate count

Register field — Specifies a data register to be rotated

Instruction Format (Memory Rotate):

| 15 | 14 | 13 | 12 | - 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|------|----|------|----|----|---|---|------|---------|--------|--------|---|
| 1 | , | ν. | 0 | 0 | 4 | 1 | de | 7 | , | | EF | FECTIVE | ADDRES | SS | |
| | | | | | | 10.0 | | ٠. | | | MODE | | P | EGISTE | R |

Instruction Fields (Memory Rotate):

- dr field Specifies the direction of the rotate:
 - 0 Rotate right
- Rotate left

Effective Address field — Specifies the operand to be rotated. Only memory alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | - | - |
| An | _ | - |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number.An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | _ | - |
| (d ₁₆ ,PC) | - | |
| (dg,PC,Xn) | - | _ |

ROXL ROXR

Rotate with Extend

ROXL ROXL ROXR ROXR

Rotate with Extend

ROXL

Operation: Destination Rotated with X by ⟨count⟩ ♦ Destination

ROXd Dx,Dy ROXd #(data), Dy

Syntax:

ROXd (ea)

where d is direction. L or R

Attributes'


Size = (Byte, Word, Long)

cription: Rotates the bits of the operand in the direction specified (L or R). The extend bit is included in the rotation. The rotate count for the rotation of a register is Description: specified in either of two ways:

- I. Immediate The rotate count (1-8) is specified in the instruction.
 Register The rotate count is the value in the data register specified in the instruction, modulo 64.

The size of the operation for register destinations is specified as byte, word, or long. The contents of memory, (ea), can be rotated one bit only, and operand size is restricted to a word.


The ROXL instruction rotates the bits of the operand to the left; the rotate count determines the number of bit positions rotated. Bits rotated out of the high-order bit go to the carry bit and the extend bit; the previous value of the extend bit rotates into the low-order bit.



The ROXR instruction rotates the bits of the operand to the right; the rotate count determines the number of bit positions rotated. Bits rotated out of the low order bit go to the carry bit and the extend bit; the previous value of the extend bit rotates into the high order bit.



Condition Codes:



- Set to the value of the last bit rotated out of the operand. Unaffected when the rotate count is zero.
- Set if the most significant bit of the result is set. Cleared otherwise.
- Set if the result is zero. Cleared otherwise.
- Always cleared
- Set according to the last bit rotated out of the operand. When the rotate count is zero, set to the value of the extend bit.

Instruction Format (Register Rotate):


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|-------|---|----|----|----|---|---|---|---|----------|---|
| 1 | 1 | 1 | 0 | | COUNT | | dr | SI | ZE | M | 1 | 0 | | REGISTER | |

Instruction Fields (Register Rotate):

- Count/Register field: If i/r = 0, this field contains the rotate count. The values 1-7 represent counts of 1-7, and 0 specifies a count of 8.
- If i/r = 1, this field specifies a data register that contains the rotate count (modulo 64).
- dr field Specifies the direction of the rotate:
- 0 Rotate right 1 Rotate left
- Size field Specifies the size of the operation: 00 Byte operation
- 01 Word operation
- 10 Long operation
- i/r field Specifies the rotate count location: If i/r = 0, immediate rotate count If i/r = 1, register rotate count

Register field - Specifies a data register to be rotated

Instruction Format (Memory Rotate):



Instruction Fields (Memory Rotate):

- dr field Specifies the direction of the rotate:

 0 Rotate right

 - 1 Rotate left

ROXL ROXR

Rotate with Extend

ROXL RTD ROXR

Return and Deallocate

RTD

Effective Address field — Specifies the operand to be rotated. Only memory alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | _ | - |
| An | | - |
| (An) | 010 | reg. number An |
| (An) - | 011 | reg_number:An |
| (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number.An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx) L | 111 | 001 |
| #/data) | | |
| (d ₁₆ ,PC) | | |
| (dg.PC,Xn) | _ | |

(SP) . PC; SP + 4 + d . SP Operation:

Assembler

Syntax: RTD #(displacement)

Attributes:

Pulls the program counter value from the stack and adds the sign-extended 16-bit displacement value to the stack pointer. The previous program counter value

is lost.

Condition Codes:

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | (|
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |

Instruction Field:

Displacement field — Specifies the twos complement integer to be sign extended and added to the stack pointer

RTE Return from Exception (Privileged Instruction) RTE

RTR Return and Restore Condition Codes RTR

Operation: If supervisor state

supervisor state and deallocate stack according to (SP)

else TRAP

Assembler

RTE Syntax:

Unsized Attributes:

Loads the processor state information stored in the exception stack frame Description: located at the top of the stack into the processor. The instruction examines the stack format field in the format/offset word to determine how much information must be

Condition Codes:

Set according to the condition code bits in the status register value restored from the stack

Instruction Format:

Format/Offset word (in stack frame):

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|-----|-----|----|----|----|---|---|---|---|--------|--------|---|---|---|---|
| - | 108 | MAT | | 0 | | | - | | | VECTOR | OFFSET | | | | |

Format Field of Format/Offset Word:

Contains the format code, which implies the stack frame size (including the format/

offset word):
0000 — Short Format, removes four words. Loads the status register and the program counter from the stack frame.
1000 — MC68010 Long Format, removes 29 words

Any other value in this field causes the processor to take a format error exception.

(SP) ♦ CCR; SP + 2 ♦ SP; (SP) ♦ PC; SP + 4 ♦ SP Operation:

Assemble Syntax:

RTR

Attributes: Unsized

Pulls the condition code and program counter values from the stack. The Description: revious condition codes and program counter values are lost. The supervisor portion of the status register is unaffected.

Condition Codes:

Set to the condition codes from the stack

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 1 | 6 | 5 | 4 | 3 | 2 | - 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|-----|---|
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |

Return from Subroutine

RTS **SBCD**

Subtract Decimal with Extend

SBCD

Operation:

(SP) ♦ PC; SP + 4 ♦ SP

Assemble

Syntax:

RTS

Attributes: Unsized

Description: Pulls the program counter value from the stack. The previous program counter value is lost.

Condition Codes Not affected

Instruction Format:



Operation: Destination₁₀ - Source₁₀ - X ♦ Destination

SBCD Dx,Dy Assemble Syntax: SBCD - (Ax), - (Av)

Attributes: Size = (Byte)

cription: Subtracts the source operand and the extend bit from the destination operand and stores the result in the destination location. The subtraction is performed Description: using binary coded decimal arithmetic; the operands are packed BCD numbers. The instruction has two modes:

- Data register to data register: The data registers specified in the instruction contain the operands.
- Memory to memory: The address registers specified in the instruction access the operands from memory using the predecrement addressing mode.

This operation is a byte operation only

Condition Codes:

| x | N | Z | ٧ | С |
|---|---|---|---|---|
| • | U | | U | • |

- Set the same as the carry bit
- Undefined
- Cleared if the result is non-zero. Unchanged otherwise.
- Undefined
- C Set if a borrow (decimal) is generated. Cleared otherwise.

NOTE

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 ' | 1 | 0 |
|----|----|----|----|----|--------|----|-----|---|---|---|---|-----|-----|--------|----|
| 1 | 0 | 0 | 0 | RE | GISTER | Ry | 1 1 | 0 | 0 | 0 | 0 | R/M | REC | SISTER | Rx |

Instruction Fields:

Register Ry field - Specifies the destination register

If R/M = 0, specifies a data register

If R/M = 1, specifies an address register for the predecrement addressing mode

R/M field — Specifies the operand addressing mode:

0 — The operation is data register to data register
1 — The operation is memory to memory
Register Rx field — Specifies the source register:
If R/M = 0, specifies a data register
If R/M = 1, specifies an address register for the predecrement addressing mode

Scc

Set According to Condition

Scc STOP

Load Status Register and Stop (Privileged Instruction)

STOP

Operation:

If Condition True

then 1s Destination else 0s Destination

Assemble

Scc (ea) Syntax:

Attributes: Size = (Byte)

Tests the specified condition code; if the condition is true, sets the byte Description: specified by the effective address to TRUE (all ones). Otherwise, sets that byte to FALSE (all zeros). Condition code cc specifies one of the following conditions:

| CC | carry clear | 0100 | С | LS | low or same | 0011 | C+Z |
|----|------------------|------|---------------|----|----------------|------|-------|
| CS | carry set | 0101 | C | LT | less than | 1101 | N•V + |
| EQ | egual | 0111 | Z | MI | minus | 1011 | N |
| F | never true | 0001 | 0 | NE | not equal | 0110 | Z |
| GE | greater or equal | | N•V + N•V | PL | plus | 1010 | N1 |
| GT | greater than | 1110 | N·V·Z + N·V·Z | Т | always true | 0000 | V |
| н | high | 0010 | C•Z | VC | overflow clear | 1000 | V |
| LE | less or equal | 1111 | Z + N•V + N•V | VS | overflow set | 1001 | |
| | | | | | | | |

Condition Codes:

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 13 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|-----|----|------|-------|---|---|---|---|------|---------|--------|---------|---|
| | | 0 | 7 | | COND | ITION | | 1 | 1 | | | FECTIVE | ADDRES | | |
| • | | | 100 | 1 | | | | | | | MODE | | , , | REGISTE | н |

Instruction Fields:

Condition field — The binary code for one of the conditions listed in the table Effective Address field — Specifies the location in which the true/false byte is to be stored. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An | - | |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | _ |
| | | |
| (d16.PC) | | |
| (dg.PC,Xn) | - | |

Note: A subsequent NEG.B instruction with the same effective address can be used to change the Scc result from TRUE or FALSE to the equivalent arithmetic value (TRUE = 1, FALSE = 0). In the MC68000, MC68HC000, and MC68008 a memory destination is read before it is written to.

Operation: If supervisor state

then Immediate Data • SR; STOP else TRAP

Assembler

Syntax: STOP #(data)

Attributes: Unsized

Moves the immediate operand into the status register (both user and su-Description: pervisor portions), advances the program counter to point to the next instruction, and stops the fetching and executing of instructions. A trace, interrupt, or reset exception causes the processor to resume instructions execution. A trace exception occurs if instruction tracing is enabled when the STOP instruction begins execution. If an interrupt request is asserted with a priority higher than the priority level set by the new status register value, an interrupt exception occurs; otherwise, the interrupt request is ignored. External reset always initiates reset exception processing.

Condition Codes:

Set according to the immediate operand

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|----|---|---|---|---|---|
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | .1 | 1 | 0 | 0 | 1 | 0 |

Instruction Fields:

Immediate field - Specifies the data to be loaded into the status register


Operation: Destination - Source ▶ Destination

Assembler SUB (ea), Dn Syntax: SUB Dn.(ea)

Attributes: Size - (Byte, Word, Long)

cription: Subtracts the source operand from the destination operand and stores the result in the destination. The size of the operation is specified as byte, word, or long. Description: The mode of the instruction indicates which operand is the source, which is the destination, and which is the operand size.

Condition Codes:



- Set to the value of the carry bit
- Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise.
- Set if an overflow is generated. Cleared otherwise.
- Set if a borrow is generated. Cleared otherwise.

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|-------------|---|---|-----------|---|---|------|---------|-------|---------|--------|
| 1 | 0 | 0 | , | | REGISTER | , | | P-MOD | | | EF | FECTIVE | ADDRE | SS | 1,1440 |
| | | | | _ | incuis i cr | • | , | Jr. WILLO | | | MODE | | | REGISTE | R |

Instruction Fields:

Register field - Specifies any of the eight data registers Op-Mode field

| Byte | Word | Long | Operation |
|------|------|------|------------------------|
| 000 | 001 | 010 | ((Dn)) - ((ea)) ♦ (Dn) |
| 100 | 101 | 110 | ((ea)) - ((Dn)) ♦ (ea) |

Effective Address field — Determines the addressing mode. If the location specified is a source operand, all addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| On | 000 | reg. number:Dr |
| An* | 001 | reg_number:An |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆₋ An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register | |
|-----------------------|------|----------|--|
| (xxx).W | 111 | 000 | |
| (xxx).L | 111 | 001 | |
| #(data) | 111 | 100 | |
| | | | |
| (d ₁₆ .PC) | 111 | 010 | |
| (dg,PC,Xn) | 111 | 011 | |

*For byte size operation, address register direct is not allowed

If the location specified is a destination operand, only memory alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | _ | _ |
| An | - | - |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ ,An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | |
| (d ₁₆ ,PC) | _ | |
| (dg,PC,Xn) | _ | - |

Notes:

- 1. If the destination is a data register, it must be specified as a destination Dn
- address, not as a destination (ea) address.

 Most assemblers use SUBA when the destination is an address register, and SUBI or SUBQ when the source is immediate data

SUBA SUBI **SUBA** SUBI Subtract Address Subtract Immediate SUBI

Destination - Source ♦ Destination Operation:

Assembler

Syntax: SUBA (ea),An

Attributes: Size = (Word, Long)

cription: Subtracts the source operand from the destination address register and stores the result in the address register. The size of the operation is specified as word Description: or long. Word size source operands are sign extended to 32-bit quantities prior to the

Condition Codes:

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | - | | 3 | - | , | - | • | _ |
|----|----|----|----|----|----------|---|---|-------|---|---|------|---------|-------|----------------|---|
| 1 | 0 | 0 | 1 | | REGISTER | 1 | | P-MOD | E | | MODE | FECTIVE | ADDRE | SS REGISTER | 3 |

Instruction Fields:

Register field — Specifies the destination, any of the eight address registers

Op-Mode field — Specifies the size of the operation:

((An)) - ((ea)) ♦ (An)

011 — Word operation. The source operand is sign extended to a long operand and the operation is performed on the address register using all 32 bits.

111 — Long operation

Effective Address field — Specifies the source operand. All addressing modes are

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An | 001 | reg_number:An |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| (An) | 100 | reg. number;An |
| (d ₁₆ ,An) | 101 | reg. number:Ar |
| (dg,An,Xn) | 110 | reg. number:Ar |

| Addressing Mode | Mode | Register | |
|-----------------------|------|----------|--|
| (xxx).W | 111 | 000 | |
| (xxx).L | 111 | 001 | |
| #(data) | 111 | 100 | |
| (d ₁₆ .PC) | 111 | 010 | |
| (dg,PC,Xn) | 111 | 011 | |

Operation: Destination - Immediate Data Destination


Assemble

Syntax: SUBI #(data),(ea)

Attributes: Size = (Byte, Word, Long)

Subtracts the immediate data from the destination operand and stores the Description: result in the destination location. The size of the operation is specified as byte, word, or long. The size of the immediate data matches the operation size.

Condition Codes:



- Set to the value of the carry bit
- Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise.
- Set if an overflow occurs. Cleared otherwise.
- Set if a borrow occurs. Cleared otherwise

Instruction Format:

| 0 | e | U | 0 | U | ' | 0 | 0 | SiZ | .6 | | MODE | | F | REGISTER |
|---|---|---|---|---------|---|---|---|-----|----|---|---------|---|---|------------|
| - | _ | | | A 116 B | L | | | _ | | _ | YTE DAT | _ | | TE GIGIETT |

Instruction Fields:

ruction Fields:
Size field — Specifies the size of the operation:
00 — Byte operation
01 — Word operation
10 — Long operation
Effective Address field — Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg. number:Dn |
| An | _ | |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆₋ An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #(data) | - | _ |
| (d16.PC) | | |
| (dg,PC,Xn) | - | |

Immediate field — (Data immediately following the instruction)
If size = 00, the data is the low order byte of the immediate word
If size = 01, the data is the entire immediate word
If size = 10, the data is the next two immediate words

Operation Destination - Immediate Data • Destination

Assembler

SUBQ #(data),(ea) Syntax:

Attributes: Size = (Byte, Word, Long)

eription: Subtracts the immediate data (1-8) from the destination operand. The size of the operation is specified as byte, word, or long. Only word and long operations Description: are allowed with address registers, and the condition codes are not affected. When subtracting from address registers, the entire destination address register is used, regardless of the operation size.

Condition Codes:

| × | N | Z | V | C | |
|---|---|---|-----|---|---|
| | | | . 1 | | 1 |

- Set to the value of the carry bit
- Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise.
- Set if an overflow occurs. Cleared otherwise.
- Set if a borrow occurs. Cleared otherwise.

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 1 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|-------|---|---|----|------|---|------|---------|--------|--------|---|
| 0 | 1 | 0 | 1 | | DATA | | , | 51 | 75 | | EF | FECTIVE | ADDRES | SS | |
| _ | | | | | 54174 | | | 31 | e.c. | | MODE | | R | EGISTE | R |

Instruction Fields

Data field — Three bits of immediate data; 1-7 represent immediate values of 1-7, and 0 represents 8

Size field - Specifies the size of the operation:

00 — Byte operation 01 — Word operation

10 — Long operation

Effective Address field — Specifies the destination location. Only alterable addressing

| - | | | | |
|---|------------|------|------|----------|
| | Addressing | Mode | Mode | Register |

| Dn | 000 | reg. number:Dri |
|-----------------------|-----|-----------------|
| An* | 001 | reg. number:An |
| (An) | 010 | reg. number:An |
| (An) - | 011 | reg. number:An |
| (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg.An,Xn) | 110 | reg_number:An |

| ddressing Mode | Mode | Register | |
|-----------------------|------|----------|--|
| (xxx).W | 111 | 000 | |
| (xxx1.L | 111 | 001 | |
| #(data) | - | | |
| (d ₁₆ .PC) | - | _ | |
| (dg.PC.Xn) | _ | _ | |

SWAP

Swap Register Halves

SWAP

TAS

Test and Set an Operand

TAS

Operation: Register [31:16] # Register [15:0]

SWAP Dr Syntax:

Attributes: Size = (Word)

Description: Exchange the 16-bit words (halves) of a data register

Condition Codes

| X | N | Z | V | C |
|---|---|---|---|---|
| | | • | 0 | 0 |

- Not affected
- Set if the most-significant bit of the 32-bit result is set. Cleared otherwise.
- Set if the 32-bit result is zero. Cleared otherwise.
- Always cleared
- Always cleared

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | , | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---------|---|
| 0 | 1 | 0 | 0 | 1 | 8 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | , | REGISTE | R |

Instruction Fields:

Register field - Specifies the data register to swap

Operation Destination - Source - X ▶ Destination

SUBX Dx,Dy Syntax: SUBX - (Ax). - (Av)

Attributes: Size = (Byte, Word, Long)

Subtracts the source operand and the extend bit from the destination op-Description: erand and stores the result in the destination location. The instruction has two modes:

Subtract with Extend

- 1. Data register to data register: The data registers specified in the instruction con-
- tain the operands. Memory to memory: The address registers specified in the instruction access the operands from memory using the predecrement addressing mode.

The size of the operand is specified as byte, word, or long.

Condition Codes:

| × | N | Z | v | C |
|---|---|---|---|---|
| | | | | |

- Set to the value of the carry bit
- Set if the result is negative. Cleared otherwise. Cleared if the result is non-zero. Unchanged otherwise.
- Set if an overflow occurs. Cleared otherwise. Set if a carry occurs. Cleared otherwise.

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|--------|----|---|----|----|---|---|-----|----|--------|----|
| 1 | 0 | 0 | 1 | RE | GISTER | Ry | 1 | SI | ZE | 0 | 0 | R-M | RE | GISTER | Rx |

Instruction Fields:

Register Ry field — Specifies the destination register:

If R/M = 0, specifies a data register

If R/M = 1, specifies an address register for the predecrement addressing mode

Size field — Specifies the size of the operation:

00 - Byte operation

01 — Word operation

10 — Long operation
 R/M field — Specifies the operand addressing mode:

O — The operation is data register to data register

The operation is data register to data register

The operation is memory to memory

Register Rx field — Specifies the source register:

If R/M = 0, specifies a data register

If R/M = 1, specifies an address register for the predecrement addressing mode

Operation: Destination Tested ♦ Condition Codes; 1 ♦ bit 7 of Destination

Assemble

TAS (ea) Syntax:

Attributes: Size = (Byte)

Description: Tests and sets the byte operand addressed by the effective address field. The instruction tests the current value of the operand and sets the N and Z condition bits appropriately. TAS also sets the high order bit of the operand. The operation uses a read-modify-write memory cycle that completes the operation without interruption. This instruction supports use of a flag or semaphore to coordinate several processors.

Condition Codes:

| × | N | Z | V | C | |
|---|---|---|---|---|---|
| - | | | 0 | 0 | Ī |

- Not affected
- Set if the most significant bit of the operand is currently set. Cleared otherwise.
- Set if the operand was zero. Cleared otherwise
- Always cleared
- C Always cleared

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|-------|----|----|-----|----|---|---|---|---|---|------|---------|-------|---------|---|
| 0 | | 0 | | | | - | 0 | | | | EF | FECTIVE | ADDRE | 22 | |
| , | 1. 38 | | | 1 ' | | | | | | | MODE | | | REGISTE | R |

Instruction Fields

Effective Address field — Specifies the location of the tested operand. Only data alterable addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|-----------------|
| Dn | 000 | reg. number: Dr |
| An | - | _ |
| (An) | 010 | reg. number:An |
| (An) + | 011 | reg. number:An |
| - (An) | 100 | reg. number:An |
| (d ₁₆ .An) | 101 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| #«data» | - | |
| (d ₁₆ ,PC) | - | |
| (dg,PC,Xn) | -3 | - |

TRAP

Trap

TRAPV TRAP

Trap on Overflow

TRAPV

Operation:

1 S bit of SR

SSP - 2 • SSP; Format/Offset • (SSP); — MC68010 only SSP - 4 • SSP; PC • (SSP); SSP - 2 • SSP; SR • (SSP); Vector Address • PC

Assembler

Syntax: TRAP #(vector)

Unsized

Description: Causes a TRAP #(vector) exception. The instruction adds the immediate operand (vector) of the instruction to 32 to obtain the vector number. The range of vector values is 0-15, which provides 16 vectors.

Condition Codes:

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|---|-----|-----|---|
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | - | VEC | TOR | |

Instruction Fields:

Vector field - Specifies the trap vector to be taken

Operation: If V then TRAP

Assembler

Syntax: TRAPV

Attributes: Unsized

If the overflow condition is set, causes a TRAPV exception (vector number Description: 7). If the overflow condition is not set, the processor performs no operation and execution continues with the next instruction.

Condition Codes:

Not affected

Instruction Format:

| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|

TST UNLK **TST** UNLK Test an Operand Unlink

Destination Tested • Condition Codes Operation:

Assembler

TST (ea) Syntax:

Size = (Byte, Word, Long) Attributes:

cription: Compares the operand with zero and sets the condition codes according to the results of the test. The size of the operation is specified as byte, word, or long.

Condition Codes



- Not affected
- Set if the operand is negative. Cleared otherwise. Set if the operand is zero. Cleared otherwise.
- Always cleared
- C Always cleared

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|---|----|----|---|------|---------|--------|----------|---|
| | | | | | | - | | e, | | 1 | EF | FECTIVE | ADDRES | SS | |
| 0 | 1 | 0 | 0 | 1 | 0 | -1 | 0 | SI | ZE | | MODE | | F | REGISTER | R |

Instruction Fields:

Size field — Specifies the size of the operation: 00 — Byte operation 01 — Word operation

10 — Long operation

Effective Address field — Specifies the destination operand. If the operation size is word or long, all addressing modes are allowed. If the operation size is byte, only data addressing modes are allowed as shown:

| Addressing Mode | Mode | Register |
|-----------------------|------|----------------|
| Dn | 000 | reg_number:Dn |
| An | - | |
| (An) | 010 | reg. number:An |
| (An) - | 011 | reg. number:An |
| (An) | 100 | reg number:An |
| (d ₁₆ ,An) | 301 | reg. number:An |
| (dg,An,Xn) | 110 | reg. number:An |

| Addressing Mode | Mode | Register |
|-----------------------|------|----------|
| (xxx).W | 111 | 000 |
| (xxx).L | 111 | 001 |
| # data - | | |
| (d ₁₆ .PC) | 111 | 010 |
| (dg,PC,Xn) | 111 | 011 |

Operation: An

SP; (SP)

An; SP + 4

SP

Assemble

UNLK An Syntax: Attributes: Unsized

cription: Loads the stack pointer from the specified address register then loads the address register with the long word pulled from the top of the stack. Description:

Condition Codes:

Not affected

Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|-----|---|---|---|---|----------|---|
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | . 1 | 0 | 1 | 1 | | REGISTER | |

Instruction Fields:

Register field — Specifies the address register for the instruction